Commit Graph

Select branches

Hide Pull Requests

KredeGC's-bitstream-library

main

Mono Color

• 418fc02235 Toying with channel models; refactoring symbol former; moved filters back to time domain main RecklessAndFeckless 2024-10-17 12:09:51 -04:00
• 5d097d7df8 Modified Costas loop; descramble sync data before unmapping RecklessAndFeckless 2024-10-14 23:52:56 -04:00
• cfbbacdd0f I'm a little lost again RecklessAndFeckless 2024-10-14 17:43:33 -04:00
• 010e479f89 First draft demodulator, refactored out the filters, started adding tests RecklessAndFeckless 2024-10-14 16:32:56 -04:00
• 60d6f6db7d SRRC filter goes on the IQ components, not the bandpass signal; properly defining filter taps based on freq response RecklessAndFeckless 2024-10-12 17:24:21 -04:00
• 9f2d79617e Corrected probe data formation, added 4800 bps case in interleaver and EOM generator RecklessAndFeckless 2024-10-11 20:46:34 -04:00
• 170fdddcf0 Attempting to use an external library to handle bitstreams. Isn't going the grreatest. KredeGC's-bitstream-library RecklessAndFeckless 2024-10-11 15:41:46 -04:00
• b9502ebe86 I am become lost, confuser of words RecklessAndFeckless 2024-10-10 23:37:15 -04:00
• 628a25dc24 It's starting to sound right RecklessAndFeckless 2024-10-10 01:48:59 -04:00
• 172a731ea5 don't double scramble... RecklessAndFeckless 2024-10-09 12:40:12 -04:00
• 445d9a6076 Better?? PSK Modulator?? RecklessAndFeckless 2024-10-09 00:30:31 -04:00
• d4cbd9daad Add standard document RecklessAndFeckless 2024-10-08 23:52:24 -04:00
• 48f7f5176d Initial upload RecklessAndFeckless 2024-10-08 23:49:40 -04:00
• 37acd1fea9 Initial commit RecklessAndFeckless 2024-10-08 23:39:09 -04:00