ShaYmez/RYSEN
1
1
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Move ignore to outside for

Browse Source
This commit is contained in:
Simon 2020-12-05 21:46:48 +00:00
parent 634e9fdd67
commit 6982978651
1 changed files with 2 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
bridge_master.py
View File

@ -1388,10 +1388,9 @@ class routerHBP(HBSYSTEM):
#_bridge = '#'+_bridge #_bridge = '#'+_bridge
#if _bridge in BRIDGES: #if _bridge in BRIDGES:
#self.to_target(_peer_id, _rf_src, _dst_id, _seq, _slot, _call_type, _frame_type, _dtype_vseq, _stream_id, _data, pkt_time, dmrpkt, _bits,_bridge,_system,True) #self.to_target(_peer_id, _rf_src, _dst_id, _seq, _slot, _call_type, _frame_type, _dtype_vseq, _stream_id, _data, pkt_time, dmrpkt, _bits,_bridge,_system,True)
for _bridge in BRIDGES:
_refIgnore = [] _refIgnore = []
_tgIgnore = [] _tgIgnore = []
for _bridge in BRIDGES:
if _bridge[0:1] != '#': if _bridge[0:1] != '#':
for _system in BRIDGES[_bridge]: for _system in BRIDGES[_bridge]:
if (_system['SYSTEM'] == self._system and _system['TGID'] == _dst_id and _system['TS'] == _slot and _system['ACTIVE'] == True and (_bridge not in _tgIgnore)): if (_system['SYSTEM'] == self._system and _system['TGID'] == _dst_id and _system['TS'] == _slot and _system['ACTIVE'] == True and (_bridge not in _tgIgnore)):