VE7UWU/sdrangel
1
0
Fork 0
mirror of https://github.com/f4exb/sdrangel.git synced 2026-06-01 21:54:55 -04:00
Code Issues Projects Releases Wiki Activity

LimeSDR: reduced LimeSDR stream FIFO size to 256k to improve latency

Browse Source
This commit is contained in:
f4exb
2022-08-19 06:35:45 +02:00
parent 52e20382c0
commit 044af0d06d
3 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files
plugins/samplemimo/limesdrmimo/limesdrmimo.cpp
+2 -2
View File
@@ -181,7 +181,7 @@ bool LimeSDRMIMO::setupRxStream(unsigned int channel)
// set up the stream
m_rxStreams[channel].channel = channel | LMS_ALIGN_CH_PHASE; // channel number
m_rxStreams[channel].fifoSize = 10 * 1024 * 1024; // fifo size in samples (SR / 10 take ~5MS/s)
m_rxStreams[channel].fifoSize = 1024 * 256; // fifo size in samples
m_rxStreams[channel].throughputVsLatency = 0.5; // optimize for min latency
m_rxStreams[channel].isTx = false; // RX channel
m_rxStreams[channel].dataFmt = lms_stream_t::LMS_FMT_I12; // 12-bit integers
@@ -220,7 +220,7 @@ bool LimeSDRMIMO::setupTxStream(unsigned int channel)
// set up the stream
m_txStreams[channel].channel = channel | LMS_ALIGN_CH_PHASE; // channel number
m_txStreams[channel].fifoSize = 1024 * 1024; // fifo size in samples (SR / 10 take ~5MS/s)
m_txStreams[channel].fifoSize = 1024 * 256; // fifo size in samples
m_txStreams[channel].throughputVsLatency = 0.5; // optimize for min latency
m_txStreams[channel].isTx = true; // TX channel
m_txStreams[channel].dataFmt = lms_stream_t::LMS_FMT_I12; // 12-bit integers