1
0
mirror of https://github.com/f4exb/sdrangel.git synced 2026-07-25 11:34:09 -04:00

ATV Modulator: fixed blank line on top of image

This commit is contained in:
f4exb
2017-03-12 00:29:10 +01:00
parent 3b11291dc2
commit 4acdf78a22
2 changed files with 27 additions and 50 deletions
+24 -47
View File
@@ -177,60 +177,38 @@ void ATVMod::modulateSample()
void ATVMod::pullVideo(Real& sample)
{
if (m_interlaced)
{
int iLine = m_lineCount % m_nbLines2;
int iLine = m_lineCount % m_nbLines2;
if (m_lineCount < m_nbLines2) // even image
{
if (iLine < m_nbSyncLinesHead)
{
pullVSyncLine(sample);
}
else if (iLine < m_nbSyncLinesHead + m_nbBlankLines)
{
pullVSyncLine(sample); // pull black line
}
else if (iLine < m_nbLines2 - 3)
{
pullImageLine(sample);
}
else
{
pullVSyncLine(sample);
}
}
else // odd image
{
if (iLine < m_nbSyncLinesHead - 1)
{
pullVSyncLine(sample);
}
else if (iLine < m_nbSyncLinesHead + m_nbBlankLines - 1)
{
pullVSyncLine(sample); // pull black line
}
else if (iLine < m_nbLines2 - 4)
{
pullImageLine(sample);
}
else
{
pullVSyncLine(sample);
}
}
}
else // non interlaced
if (m_lineCount < m_nbLines2) // even image or non interlaced
{
if (m_lineCount < m_nbSyncLinesHead)
if (iLine < m_nbSyncLinesHead)
{
pullVSyncLine(sample);
}
else if (m_lineCount < m_nbSyncLinesHead + m_nbBlankLines)
else if (iLine < m_nbSyncLinesHead + m_nbBlankLines)
{
pullVSyncLine(sample); // pull black line
}
else if (m_lineCount < m_nbLines - 3)
else if (iLine < m_nbLines2 - 3)
{
pullImageLine(sample);
}
else
{
pullVSyncLine(sample);
}
}
else // odd image
{
if (iLine < m_nbSyncLinesHead - 1)
{
pullVSyncLine(sample);
}
else if (iLine < m_nbSyncLinesHead + m_nbBlankLines - 1)
{
pullVSyncLine(sample); // pull black line
}
else if (iLine < m_nbLines2 - 4)
{
pullImageLine(sample);
}
@@ -238,7 +216,6 @@ void ATVMod::pullVideo(Real& sample)
{
pullVSyncLine(sample);
}
}
if (m_horizontalCount < m_nbHorizPoints - 1)