VE7UWU/sdrangel
1
0
Fork 0
mirror of https://github.com/f4exb/sdrangel.git synced 2024-12-23 10:05:46 -05:00
Code Issues Projects Releases Wiki Activity

Tweak ringbuffer latency.

Browse Source
This commit is contained in:
Hexameron 2014-07-03 09:45:14 +01:00
parent 6062233dfa
commit 84d53dde4e
1 changed files with 2 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
sdrbase/dsp/threadedsamplesink.cpp
View File

@ -69,16 +69,15 @@ void ThreadedSampleSink::handleData()
// handle data // handle data
if(m_sampleSink != NULL) if(m_sampleSink != NULL)
m_sampleSink->feed(part1begin, part1end, positiveOnly); m_sampleSink->feed(part1begin, part1end, positiveOnly);
m_sampleFifo.readCommit(part1end - part1begin);
} }
// second part of FIFO data (used when block wraps around) // second part of FIFO data (used when block wraps around)
if(part2begin != part2end) { if(part2begin != part2end) {
// handle data // handle data
if(m_sampleSink != NULL) if(m_sampleSink != NULL)
m_sampleSink->feed(part2begin, part2end, positiveOnly); m_sampleSink->feed(part2begin, part2end, positiveOnly);
m_sampleFifo.readCommit(part2end - part2begin);
} }
// adjust FIFO pointers
m_sampleFifo.readCommit(count);
} }
} }