VE7UWU/sdrangel
1
0
Fork 0
mirror of https://github.com/f4exb/sdrangel.git synced 2026-06-02 06:04:39 -04:00
Code Issues Projects Releases Wiki Activity

BFM demod: apply de-emphasis

Browse Source
This commit is contained in:
f4exb
2015-12-08 02:00:30 +01:00
parent 2f8fda7137
commit e533997dbe
6 changed files with 138 additions and 22 deletions
Download Patch File Download Diff File Expand all files Collapse all files
sdrbase/dsp/phaselock.cpp
+2 -15
View File
@@ -81,6 +81,7 @@ PhaseLock::PhaseLock(Real freq, Real bandwidth, Real minsignal)
m_sample_cnt = 0;
}
void PhaseLock::configure(Real freq, Real bandwidth, Real minsignal)
{
qDebug("PhaseLock::configure: freq: %f bandwidth: %f minsignal: %f", freq, bandwidth, minsignal);
@@ -142,6 +143,7 @@ void PhaseLock::configure(Real freq, Real bandwidth, Real minsignal)
m_sample_cnt = 0;
}
// Process samples. Bufferized version
void PhaseLock::process(const std::vector<Real>& samples_in, std::vector<Real>& samples_out)
{
@@ -247,21 +249,6 @@ void PhaseLock::process(const std::vector<Real>& samples_in, std::vector<Real>&
m_sample_cnt += n;
}
/*
void PhaseLock::process(const Real& sample_in, Real& sample_out)
{
m_phase += m_freq;
if (m_phase > 2.0 * M_PI) {
m_phase -= 2.0 * M_PI;
}
Real psin = sin(m_phase);
Real pcos = cos(m_phase);
sample_out = 2 * psin * pcos;
}*/
// Process samples. Multiple output
void PhaseLock::process(const Real& sample_in, Real *samples_out)