VE7UWU/sdrangel
1
0
Fork 0
mirror of https://github.com/f4exb/sdrangel.git synced 2026-06-01 21:54:55 -04:00
Code Issues Projects Releases Wiki Activity

RTLSDR: impemented RTLSDR AGC control

Browse Source
This commit is contained in:
f4exb
2017-07-23 16:57:13 +02:00
parent 3b095f4253
commit e9aa78a916
9 changed files with 38 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files
plugins/samplesource/rtlsdr/rtlsdrsettings.cpp
+3
View File
@@ -34,6 +34,7 @@ void RTLSDRSettings::resetToDefaults()
m_fcPos = FC_POS_CENTER;
m_dcBlock = false;
m_iqImbalance = false;
m_agc = false;
}
QByteArray RTLSDRSettings::serialize() const
@@ -48,6 +49,7 @@ QByteArray RTLSDRSettings::serialize() const
s.writeS32(7, (int) m_fcPos);
s.writeS32(8, m_devSampleRate);
s.writeBool(9, m_lowSampleRate);
s.writeBool(10, m_agc);
return s.final();
}
@@ -75,6 +77,7 @@ bool RTLSDRSettings::deserialize(const QByteArray& data)
m_fcPos = (fcPos_t) intval;
d.readS32(8, &m_devSampleRate, 1024*1000);
d.readBool(9, &m_lowSampleRate, false);
d.readBool(10, &m_agc, false);
return true;
}