VE7UWU/sdrangel
1
0
Fork 0
mirror of https://github.com/f4exb/sdrangel.git synced 2026-06-01 21:54:55 -04:00
Code Issues Projects Releases Wiki Activity

Tx ph.1: FileSink: set sample source FIFO size depending on sample rate

Browse Source
This commit is contained in:
f4exb
2016-10-25 02:34:29 +02:00
parent 5021d15162
commit ee55747c0b
8 changed files with 24 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files
sdrbase/dsp/samplesourcefifo.cpp
+13 -2
View File
@@ -31,6 +31,17 @@ SampleSourceFifo::SampleSourceFifo(uint32_t size, uint32_t samplesChunkSize) :
SampleSourceFifo::~SampleSourceFifo()
{}
void SampleSourceFifo::resize(uint32_t size, uint32_t samplesChunkSize)
{
qDebug("SampleSourceFifo::resize: %d, %d", size, samplesChunkSize);
assert(samplesChunkSize <= size/4);
m_size = size;
m_samplesChunkSize = samplesChunkSize;
m_data.resize(2*m_size);
init();
}
void SampleSourceFifo::init()
{
memset(&m_data[0], 0, sizeof(2*m_size*sizeof(Sample)));
@@ -84,9 +95,9 @@ void SampleSourceFifo::write(const Sample& sample)
}
}
void SampleSourceFifo::getReadIterator(SampleVector::iterator& writeUntil)
void SampleSourceFifo::getReadIterator(SampleVector::iterator& readUntil)
{
writeUntil = m_data.begin() + m_size + m_ir;
readUntil = m_data.begin() + m_size + m_ir;
}
void SampleSourceFifo::getWriteIterator(SampleVector::iterator& writeAt)