VE7UWU/sdrangel
1
0
Fork 0
mirror of https://github.com/f4exb/sdrangel.git synced 2024-12-23 10:05:46 -05:00
Code Issues Projects Releases Wiki Activity
8,549 Commits 4 Branches 370 Tags 186 MiB
006e23d7b7
Commit Graph

4 Commits

Author SHA1 Message Date
Jon Beniston
4f99e2fdf5 8-bit IQ data is unsigned. Add DC/IQ correction for RTL0. Don't send SDRA commands when RTL0. Implements #1467 2022-11-03 15:57:00 +00:00
Jon Beniston
d662513f76 Fix link 2022-07-19 10:20:18 +01:00
Jon Beniston
bdbac37cd2 Add links to each others docs 2022-07-19 10:19:44 +01:00
Jon Beniston
27da167b97 Add Remote TCP Input and Remote TCP Sink plugins 2022-07-19 10:10:20 +01:00