VE7UWU/sdrangel
1
0
Fork 0
mirror of https://github.com/f4exb/sdrangel.git synced 2024-11-15 21:01:45 -05:00
Code Issues Projects Releases Wiki Activity
7,255 Commits 3 Branches 369 Tags 185 MiB
00832f23bd
Commit Graph

3 Commits

Author SHA1 Message Date
Jon Beniston
2400c4643c Add master clock rate display to GUI. 
Calculate full range of sample rates supported, by varying master clock.
Check if requested sample rate can be met.
 2020-10-26 14:39:12 +00:00
Jon Beniston
d8ae6fc765 Import USRP support. 
Add LO offset support.
Only set tx/rx_bandwidth after getting tx stream, to reduce TX LO leakage for <10MHz bandwidths.
Check for reference and LO lock before getting streams.
 2020-10-25 11:57:48 +00:00
Jon Beniston
d4aa5d75b5 Add USRP device support. 2020-10-02 22:45:28 +01:00