VE7UWU/sdrangel
1
0
Fork 0
mirror of https://github.com/f4exb/sdrangel.git synced 2024-11-11 02:46:12 -05:00
Code Issues Projects Releases Wiki Activity
9,941 Commits 3 Branches 368 Tags 185 MiB
04ee258010
Commit Graph

4 Commits

Author SHA1 Message Date
Daniele Forsi
322296f1af Add missing tooltips 2024-06-16 23:38:33 +02:00
Daniele Forsi
92246cdc71 Fix typing errors found with codespell and more 2024-04-06 12:39:18 +02:00
srcejon
2a29a69a3e AIS, DSC, End-of-Train, Packet, Radiosonde: All packet date/time to come from File Input device or system clock. 2024-03-03 21:24:54 +00:00
srcejon
5919f234c0 Add End-of-Train demodulator for #1866 2024-03-03 13:40:42 +00:00