VE7UWU/sdrangel
1
0
Fork 0
mirror of https://github.com/f4exb/sdrangel.git synced 2024-11-15 21:01:45 -05:00
Code Issues Projects Releases Wiki Activity
9,441 Commits 3 Branches 369 Tags 185 MiB
14430bcb48
Commit Graph

3 Commits

Author SHA1 Message Date
f4exb
439b5d094c Rewriting of copyright notices for sdrbase. Part of #1893 2023-11-19 13:43:10 +01:00
Jon Beniston
44ba47bddc Fix msvc compiler warnings 2021-03-05 13:59:33 +00:00
Jon Beniston
5d5b221e83 Add Costas Loop PLL in Channel Analyzer 
Add loop bandwidth and other PLL controls to Channel Analyzer GUI.
Fix bug where PLL lock frequency would be incorrect by the decimation
factor.
 2021-03-05 13:37:49 +00:00