VE7UWU/sdrangel
1
0
Fork 0
mirror of https://github.com/f4exb/sdrangel.git synced 2024-09-16 18:06:35 -04:00
Code Issues Projects Releases Wiki Activity
3,564 Commits 2 Branches 364 Tags 182 MiB
373aa6960f
Commit Graph

3 Commits

Author SHA1 Message Date
f4exb
373aa6960f Test Source: add phase imbalance control 2018-01-31 22:34:55 +01:00
f4exb
bd8c916dd4 TestSource: implemente DC and IQ bias and corrections 2018-01-14 11:58:36 +01:00
f4exb
34f6b796b7 TestSource: first implementation 2018-01-14 02:25:24 +01:00