VE7UWU/sdrangel
1
0
Fork 0
mirror of https://github.com/f4exb/sdrangel.git synced 2026-06-01 21:54:55 -04:00
Code Issues Projects Releases Wiki Activity
11,069 Commits 3 Branches 381 Tags
396c7a1f9ce76ffd4b6ec5b5766d3462efbbd4eb
Commit Graph

3 Commits

Author SHA1 Message Date
f4exb 439b5d094c Rewriting of copyright notices for sdrbase. Part of #1893 2023-11-19 13:43:10 +01:00
Jon Beniston dfbeffb0a0 Fix gcc warnings 2021-03-05 13:54:06 +00:00
Jon Beniston 5d5b221e83 Add Costas Loop PLL in Channel Analyzer 
Add loop bandwidth and other PLL controls to Channel Analyzer GUI.
Fix bug where PLL lock frequency would be incorrect by the decimation
factor.
 2021-03-05 13:37:49 +00:00