VE7UWU/sdrangel
1
0
Fork 0
mirror of https://github.com/f4exb/sdrangel.git synced 2024-11-05 08:21:16 -05:00
Code Issues Projects Releases Wiki Activity
5,981 Commits 3 Branches 367 Tags 185 MiB
3a45b059d2
Commit Graph

10 Commits

Author SHA1 Message Date
f4exb
3b74153ec6 SampleSourceFifo refactoring and Tx code reorganization 2019-11-15 01:05:32 +01:00
f4exb
e6a929470f Renamed SampleSourceFifo to SampleSourceFifoDB to mark double buffered nature of FIFO 2019-11-02 11:03:07 +01:00
f4exb
ef15157a50 Fixed incomplete copyright headers (1) 2019-04-11 06:39:30 +02:00
f4exb
8e6f9d8d24 HackRF output: implementation of Fc position selection in the GUI 2019-03-31 23:09:50 +02:00
f4exb
2ddcb8c358 Differentiate Rx and Tx DSP sample sizes 2018-01-22 08:46:05 +01:00
f4exb
287bf8120d HackRF output: removed useless method to set samplerate in the thread 2017-08-08 13:12:16 +02:00
f4exb
f386fc86cb HackRF output plugin: resize sample FIFO to 500ms 2017-01-08 22:30:11 +01:00
f4exb
64246c5c6a HackRF output plugin: corrected sample size 2017-01-08 13:04:06 +01:00
f4exb
5d51fde9f7 Dismiss HackRF output plugin 2017-01-08 10:27:57 +01:00
f4exb
85ed39c767 HackRF output plugin: compiles 2017-01-08 04:13:20 +01:00