VE7UWU/sdrangel
1
0
Fork 0
mirror of https://github.com/f4exb/sdrangel.git synced 2026-06-09 09:25:07 -04:00
Code Issues Projects Releases Wiki Activity
4,505 Commits 3 Branches 383 Tags
5b31982772d57ff8fa26131ec477920fa548d74e
Commit Graph

6 Commits

Author SHA1 Message Date
f4exb ff88a2e1db LimeSDR output: implemented transverter shift 2018-04-17 00:55:56 +02:00
f4exb 2ec8270e99 LimeSDR: handle clock source change in source and sink 2017-11-04 02:18:16 +01:00
f4exb 140d12138a LimeSDR output: set default gain to 4 db 2017-05-08 04:35:49 +02:00
f4exb 5c8b7fd606 LimeSDR output: implemented antenna select 2017-05-07 03:05:29 +02:00
f4exb 79515407e1 LimeSDR output: set LPF default BW to 5.5 MHz 2017-04-23 10:30:56 +02:00
f4exb f447c9f9bd LimeSDR output (1) 2017-04-22 06:40:12 +02:00