VE7UWU/sdrangel
1
0
Fork 0
mirror of https://github.com/f4exb/sdrangel.git synced 2026-06-12 18:58:48 -04:00
Code Issues Projects Releases Wiki Activity
9,657 Commits 3 Branches 383 Tags
631f55e9e8912200dde1fb2c128c28362b4b0b81
Commit Graph

4 Commits

Author SHA1 Message Date
Daniele Forsi 92246cdc71 Fix typing errors found with codespell and more 2024-04-06 12:39:18 +02:00
srcejon eddfa3bec0 Add settings to API. 2024-03-03 21:57:33 +00:00
srcejon 2a29a69a3e AIS, DSC, End-of-Train, Packet, Radiosonde: All packet date/time to come from File Input device or system clock. 2024-03-03 21:24:54 +00:00
srcejon 5919f234c0 Add End-of-Train demodulator for #1866 2024-03-03 13:40:42 +00:00