VE7UWU/sdrangel
1
0
Fork 0
mirror of https://github.com/f4exb/sdrangel.git synced 2026-07-13 14:24:06 -04:00
Code Issues Projects Releases Wiki Activity
9,624 Commits 3 Branches 385 Tags
879ce0e17bd1300a9b4e8052c9747d752c09bafd
Commit Graph

3 Commits

Author SHA1 Message Date
srcejon eddfa3bec0 Add settings to API. 2024-03-03 21:57:33 +00:00
srcejon 2a29a69a3e AIS, DSC, End-of-Train, Packet, Radiosonde: All packet date/time to come from File Input device or system clock. 2024-03-03 21:24:54 +00:00
srcejon 5919f234c0 Add End-of-Train demodulator for #1866 2024-03-03 13:40:42 +00:00