2005-04-16 18:20:36 -04:00
|
|
|
/*
|
2006-10-03 17:01:26 -04:00
|
|
|
* include/asm-x86_64/cache.h
|
2005-04-16 18:20:36 -04:00
|
|
|
*/
|
|
|
|
#ifndef __ARCH_X8664_CACHE_H
|
|
|
|
#define __ARCH_X8664_CACHE_H
|
|
|
|
|
|
|
|
|
|
|
|
/* L1 cache line size */
|
|
|
|
#define L1_CACHE_SHIFT (CONFIG_X86_L1_CACHE_SHIFT)
|
|
|
|
#define L1_CACHE_BYTES (1 << L1_CACHE_SHIFT)
|
|
|
|
|
2006-01-11 16:46:15 -05:00
|
|
|
#ifdef CONFIG_X86_VSMP
|
|
|
|
|
|
|
|
/* vSMP Internode cacheline shift */
|
|
|
|
#define INTERNODE_CACHE_SHIFT (12)
|
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
#define __cacheline_aligned_in_smp \
|
|
|
|
__attribute__((__aligned__(1 << (INTERNODE_CACHE_SHIFT)))) \
|
|
|
|
__attribute__((__section__(".data.page_aligned")))
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
2006-04-19 20:36:48 -04:00
|
|
|
#define __read_mostly __attribute__((__section__(".data.read_mostly")))
|
|
|
|
|
2005-04-16 18:20:36 -04:00
|
|
|
#endif
|