2006-08-29 18:12:40 -04:00
|
|
|
/*
|
|
|
|
* pata-cs5535.c - CS5535 PATA for new ATA layer
|
|
|
|
* (C) 2005-2006 Red Hat Inc
|
|
|
|
* Alan Cox <alan@redhat.com>
|
|
|
|
*
|
|
|
|
* based upon cs5535.c from AMD <Jens.Altmann@amd.com> as cleaned up and
|
|
|
|
* made readable and Linux style by Wolfgang Zuleger <wolfgang.zuleger@gmx.de
|
|
|
|
* and Alexander Kiausch <alex.kiausch@t-online.de>
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
|
|
*
|
|
|
|
* Loosely based on the piix & svwks drivers.
|
|
|
|
*
|
|
|
|
* Documentation:
|
|
|
|
* Available from AMD web site.
|
|
|
|
* TODO
|
2007-10-19 17:10:43 -04:00
|
|
|
* Review errata to see if serializing is necessary
|
2006-08-29 18:12:40 -04:00
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/pci.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/blkdev.h>
|
|
|
|
#include <linux/delay.h>
|
|
|
|
#include <scsi/scsi_host.h>
|
|
|
|
#include <linux/libata.h>
|
|
|
|
#include <asm/msr.h>
|
|
|
|
|
|
|
|
#define DRV_NAME "cs5535"
|
2007-05-21 20:26:38 -04:00
|
|
|
#define DRV_VERSION "0.2.12"
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
/*
|
|
|
|
* The Geode (Aka Athlon GX now) uses an internal MSR based
|
|
|
|
* bus system for control. Demented but there you go.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define MSR_ATAC_BASE 0x51300000
|
|
|
|
#define ATAC_GLD_MSR_CAP (MSR_ATAC_BASE+0)
|
|
|
|
#define ATAC_GLD_MSR_CONFIG (MSR_ATAC_BASE+0x01)
|
|
|
|
#define ATAC_GLD_MSR_SMI (MSR_ATAC_BASE+0x02)
|
|
|
|
#define ATAC_GLD_MSR_ERROR (MSR_ATAC_BASE+0x03)
|
|
|
|
#define ATAC_GLD_MSR_PM (MSR_ATAC_BASE+0x04)
|
|
|
|
#define ATAC_GLD_MSR_DIAG (MSR_ATAC_BASE+0x05)
|
|
|
|
#define ATAC_IO_BAR (MSR_ATAC_BASE+0x08)
|
|
|
|
#define ATAC_RESET (MSR_ATAC_BASE+0x10)
|
|
|
|
#define ATAC_CH0D0_PIO (MSR_ATAC_BASE+0x20)
|
|
|
|
#define ATAC_CH0D0_DMA (MSR_ATAC_BASE+0x21)
|
|
|
|
#define ATAC_CH0D1_PIO (MSR_ATAC_BASE+0x22)
|
|
|
|
#define ATAC_CH0D1_DMA (MSR_ATAC_BASE+0x23)
|
|
|
|
#define ATAC_PCI_ABRTERR (MSR_ATAC_BASE+0x24)
|
|
|
|
|
|
|
|
#define ATAC_BM0_CMD_PRIM 0x00
|
|
|
|
#define ATAC_BM0_STS_PRIM 0x02
|
|
|
|
#define ATAC_BM0_PRD 0x04
|
|
|
|
|
|
|
|
#define CS5535_CABLE_DETECT 0x48
|
|
|
|
|
|
|
|
#define CS5535_BAD_PIO(timings) ( (timings&~0x80000000UL)==0x00009172 )
|
|
|
|
|
|
|
|
/**
|
2007-04-10 19:04:20 -04:00
|
|
|
* cs5535_cable_detect - detect cable type
|
2006-08-29 18:12:40 -04:00
|
|
|
* @ap: Port to detect on
|
libata: add deadline support to prereset and reset methods
Add @deadline to prereset and reset methods and make them honor it.
ata_wait_ready() which directly takes @deadline is implemented to be
used as the wait function. This patch is in preparation for EH timing
improvements.
* ata_wait_ready() never does busy sleep. It's only used from EH and
no wait in EH is that urgent. This function also prints 'be
patient' message automatically after 5 secs of waiting if more than
3 secs is remaining till deadline.
* ata_bus_post_reset() now fails with error code if any of its wait
fails. This is important because earlier reset tries will have
shorter timeout than the spec requires. If a device fails to
respond before the short timeout, reset should be retried with
longer timeout rather than silently ignoring the device.
There are three behavior differences.
1. Timeout is applied to both devices at once, not separately. This
is more consistent with what the spec says.
2. When a device passes devchk but fails to become ready before
deadline. Previouly, post_reset would just succeed and let
device classification remove the device. New code fails the
reset thus causing reset retry. After a few times, EH will give
up disabling the port.
3. When slave device passes devchk but fails to become accessible
(TF-wise) after reset. Original code disables dev1 after 30s
timeout and continues as if the device doesn't exist, while the
patched code fails reset. When this happens, new code fails
reset on whole port rather than proceeding with only the primary
device.
If the failing device is suffering transient problems, new code
retries reset which is a better behavior. If the failing device is
actually broken, the net effect is identical to it, but not to the
other device sharing the channel. In the previous code, reset would
have succeeded after 30s thus detecting the working one. In the new
code, reset fails and whole port gets disabled. IMO, it's a
pathological case anyway (broken device sharing bus with working
one) and doesn't really matter.
* ata_bus_softreset() is changed to return error code from
ata_bus_post_reset(). It used to return 0 unconditionally.
* Spin up waiting is to be removed and not converted to honor
deadline.
* To be on the safe side, deadline is set to 40s for the time being.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-02-02 02:50:52 -05:00
|
|
|
* @deadline: deadline jiffies for the operation
|
2006-08-29 18:12:40 -04:00
|
|
|
*
|
|
|
|
* Perform cable detection for ATA66 capable cable. Return a libata
|
|
|
|
* cable type.
|
|
|
|
*/
|
|
|
|
|
2007-04-10 19:04:20 -04:00
|
|
|
static int cs5535_cable_detect(struct ata_port *ap)
|
2006-08-29 18:12:40 -04:00
|
|
|
{
|
|
|
|
u8 cable;
|
|
|
|
struct pci_dev *pdev = to_pci_dev(ap->host->dev);
|
|
|
|
|
|
|
|
pci_read_config_byte(pdev, CS5535_CABLE_DETECT, &cable);
|
|
|
|
if (cable & 1)
|
2007-04-10 19:04:20 -04:00
|
|
|
return ATA_CBL_PATA80;
|
2006-08-29 18:12:40 -04:00
|
|
|
else
|
2007-04-10 19:04:20 -04:00
|
|
|
return ATA_CBL_PATA40;
|
2006-08-29 18:12:40 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* cs5535_set_piomode - PIO setup
|
|
|
|
* @ap: ATA interface
|
|
|
|
* @adev: device on the interface
|
|
|
|
*
|
|
|
|
* Set our PIO requirements. The CS5535 is pretty clean about all this
|
|
|
|
*/
|
|
|
|
|
|
|
|
static void cs5535_set_piomode(struct ata_port *ap, struct ata_device *adev)
|
|
|
|
{
|
|
|
|
static const u16 pio_timings[5] = {
|
|
|
|
0xF7F4, 0x53F3, 0x13F1, 0x5131, 0x1131
|
|
|
|
};
|
|
|
|
static const u16 pio_cmd_timings[5] = {
|
|
|
|
0xF7F4, 0x53F3, 0x13F1, 0x5131, 0x1131
|
|
|
|
};
|
|
|
|
u32 reg, dummy;
|
|
|
|
struct ata_device *pair = ata_dev_pair(adev);
|
|
|
|
|
|
|
|
int mode = adev->pio_mode - XFER_PIO_0;
|
|
|
|
int cmdmode = mode;
|
|
|
|
|
|
|
|
/* Command timing has to be for the lowest of the pair of devices */
|
|
|
|
if (pair) {
|
|
|
|
int pairmode = pair->pio_mode - XFER_PIO_0;
|
|
|
|
cmdmode = min(mode, pairmode);
|
|
|
|
/* Write the other drive timing register if it changed */
|
|
|
|
if (cmdmode < pairmode)
|
|
|
|
wrmsr(ATAC_CH0D0_PIO + 2 * pair->devno,
|
|
|
|
pio_cmd_timings[cmdmode] << 16 | pio_timings[pairmode], 0);
|
|
|
|
}
|
|
|
|
/* Write the drive timing register */
|
|
|
|
wrmsr(ATAC_CH0D0_PIO + 2 * adev->devno,
|
|
|
|
pio_cmd_timings[cmdmode] << 16 | pio_timings[mode], 0);
|
|
|
|
|
|
|
|
/* Set the PIO "format 1" bit in the DMA timing register */
|
|
|
|
rdmsr(ATAC_CH0D0_DMA + 2 * adev->devno, reg, dummy);
|
|
|
|
wrmsr(ATAC_CH0D0_DMA + 2 * adev->devno, reg | 0x80000000UL, 0);
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* cs5535_set_dmamode - DMA timing setup
|
|
|
|
* @ap: ATA interface
|
|
|
|
* @adev: Device being configured
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
static void cs5535_set_dmamode(struct ata_port *ap, struct ata_device *adev)
|
|
|
|
{
|
|
|
|
static const u32 udma_timings[5] = {
|
|
|
|
0x7F7436A1, 0x7F733481, 0x7F723261, 0x7F713161, 0x7F703061
|
|
|
|
};
|
|
|
|
static const u32 mwdma_timings[3] = {
|
|
|
|
0x7F0FFFF3, 0x7F035352, 0x7F024241
|
|
|
|
};
|
|
|
|
u32 reg, dummy;
|
|
|
|
int mode = adev->dma_mode;
|
|
|
|
|
|
|
|
rdmsr(ATAC_CH0D0_DMA + 2 * adev->devno, reg, dummy);
|
|
|
|
reg &= 0x80000000UL;
|
|
|
|
if (mode >= XFER_UDMA_0)
|
|
|
|
reg |= udma_timings[mode - XFER_UDMA_0];
|
|
|
|
else
|
|
|
|
reg |= mwdma_timings[mode - XFER_MW_DMA_0];
|
|
|
|
wrmsr(ATAC_CH0D0_DMA + 2 * adev->devno, reg, 0);
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct scsi_host_template cs5535_sht = {
|
|
|
|
.module = THIS_MODULE,
|
|
|
|
.name = DRV_NAME,
|
|
|
|
.ioctl = ata_scsi_ioctl,
|
|
|
|
.queuecommand = ata_scsi_queuecmd,
|
|
|
|
.can_queue = ATA_DEF_QUEUE,
|
|
|
|
.this_id = ATA_SHT_THIS_ID,
|
|
|
|
.sg_tablesize = LIBATA_MAX_PRD,
|
|
|
|
.cmd_per_lun = ATA_SHT_CMD_PER_LUN,
|
|
|
|
.emulated = ATA_SHT_EMULATED,
|
|
|
|
.use_clustering = ATA_SHT_USE_CLUSTERING,
|
|
|
|
.proc_name = DRV_NAME,
|
|
|
|
.dma_boundary = ATA_DMA_BOUNDARY,
|
|
|
|
.slave_configure = ata_scsi_slave_config,
|
2006-11-28 21:26:47 -05:00
|
|
|
.slave_destroy = ata_scsi_slave_destroy,
|
2006-08-29 18:12:40 -04:00
|
|
|
.bios_param = ata_std_bios_param,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct ata_port_operations cs5535_port_ops = {
|
|
|
|
.set_piomode = cs5535_set_piomode,
|
|
|
|
.set_dmamode = cs5535_set_dmamode,
|
|
|
|
.mode_filter = ata_pci_default_filter,
|
|
|
|
|
|
|
|
.tf_load = ata_tf_load,
|
|
|
|
.tf_read = ata_tf_read,
|
|
|
|
.check_status = ata_check_status,
|
|
|
|
.exec_command = ata_exec_command,
|
|
|
|
.dev_select = ata_std_dev_select,
|
|
|
|
|
|
|
|
.freeze = ata_bmdma_freeze,
|
|
|
|
.thaw = ata_bmdma_thaw,
|
2007-04-10 19:04:20 -04:00
|
|
|
.error_handler = ata_bmdma_error_handler,
|
2006-08-29 18:12:40 -04:00
|
|
|
.post_internal_cmd = ata_bmdma_post_internal_cmd,
|
2007-04-10 19:04:20 -04:00
|
|
|
.cable_detect = cs5535_cable_detect,
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
.bmdma_setup = ata_bmdma_setup,
|
|
|
|
.bmdma_start = ata_bmdma_start,
|
|
|
|
.bmdma_stop = ata_bmdma_stop,
|
|
|
|
.bmdma_status = ata_bmdma_status,
|
|
|
|
|
|
|
|
.qc_prep = ata_qc_prep,
|
|
|
|
.qc_issue = ata_qc_issue_prot,
|
2006-09-27 05:41:13 -04:00
|
|
|
|
2007-02-01 01:06:36 -05:00
|
|
|
.data_xfer = ata_data_xfer,
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
.irq_handler = ata_interrupt,
|
|
|
|
.irq_clear = ata_bmdma_irq_clear,
|
2007-01-26 02:27:58 -05:00
|
|
|
.irq_on = ata_irq_on,
|
2006-08-29 18:12:40 -04:00
|
|
|
|
2007-08-22 17:55:41 -04:00
|
|
|
.port_start = ata_sff_port_start,
|
2006-08-29 18:12:40 -04:00
|
|
|
};
|
|
|
|
|
|
|
|
/**
|
|
|
|
* cs5535_init_one - Initialise a CS5530
|
|
|
|
* @dev: PCI device
|
|
|
|
* @id: Entry in match table
|
|
|
|
*
|
|
|
|
* Install a driver for the newly found CS5530 companion chip. Most of
|
|
|
|
* this is just housekeeping. We have to set the chip up correctly and
|
|
|
|
* turn off various bits of emulation magic.
|
|
|
|
*/
|
|
|
|
|
|
|
|
static int cs5535_init_one(struct pci_dev *dev, const struct pci_device_id *id)
|
|
|
|
{
|
2007-05-04 06:43:58 -04:00
|
|
|
static const struct ata_port_info info = {
|
2006-08-29 18:12:40 -04:00
|
|
|
.sht = &cs5535_sht,
|
2007-05-28 06:59:48 -04:00
|
|
|
.flags = ATA_FLAG_SLAVE_POSS,
|
2006-08-29 18:12:40 -04:00
|
|
|
.pio_mask = 0x1f,
|
|
|
|
.mwdma_mask = 0x07,
|
2007-07-09 12:16:50 -04:00
|
|
|
.udma_mask = ATA_UDMA4,
|
2006-08-29 18:12:40 -04:00
|
|
|
.port_ops = &cs5535_port_ops
|
|
|
|
};
|
2007-05-04 06:43:58 -04:00
|
|
|
const struct ata_port_info *ppi[] = { &info, &ata_dummy_port_info };
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
u32 timings, dummy;
|
|
|
|
|
|
|
|
/* Check the BIOS set the initial timing clock. If not set the
|
|
|
|
timings for PIO0 */
|
|
|
|
rdmsr(ATAC_CH0D0_PIO, timings, dummy);
|
|
|
|
if (CS5535_BAD_PIO(timings))
|
|
|
|
wrmsr(ATAC_CH0D0_PIO, 0xF7F4F7F4UL, 0);
|
|
|
|
rdmsr(ATAC_CH0D1_PIO, timings, dummy);
|
|
|
|
if (CS5535_BAD_PIO(timings))
|
|
|
|
wrmsr(ATAC_CH0D1_PIO, 0xF7F4F7F4UL, 0);
|
2007-05-04 06:43:58 -04:00
|
|
|
return ata_pci_init_one(dev, ppi);
|
2006-08-29 18:12:40 -04:00
|
|
|
}
|
|
|
|
|
2006-09-28 20:21:59 -04:00
|
|
|
static const struct pci_device_id cs5535[] = {
|
|
|
|
{ PCI_VDEVICE(NS, 0x002D), },
|
|
|
|
|
|
|
|
{ },
|
2006-08-29 18:12:40 -04:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct pci_driver cs5535_pci_driver = {
|
|
|
|
.name = DRV_NAME,
|
|
|
|
.id_table = cs5535,
|
|
|
|
.probe = cs5535_init_one,
|
2006-12-03 07:57:21 -05:00
|
|
|
.remove = ata_pci_remove_one,
|
2007-03-02 03:31:26 -05:00
|
|
|
#ifdef CONFIG_PM
|
2006-11-22 11:57:36 -05:00
|
|
|
.suspend = ata_pci_device_suspend,
|
|
|
|
.resume = ata_pci_device_resume,
|
2007-03-02 03:31:26 -05:00
|
|
|
#endif
|
2006-08-29 18:12:40 -04:00
|
|
|
};
|
|
|
|
|
|
|
|
static int __init cs5535_init(void)
|
|
|
|
{
|
|
|
|
return pci_register_driver(&cs5535_pci_driver);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void __exit cs5535_exit(void)
|
|
|
|
{
|
|
|
|
pci_unregister_driver(&cs5535_pci_driver);
|
|
|
|
}
|
|
|
|
|
|
|
|
MODULE_AUTHOR("Alan Cox, Jens Altmann, Wolfgan Zuleger, Alexander Kiausch");
|
|
|
|
MODULE_DESCRIPTION("low-level driver for the NS/AMD 5530");
|
|
|
|
MODULE_LICENSE("GPL");
|
|
|
|
MODULE_DEVICE_TABLE(pci, cs5535);
|
|
|
|
MODULE_VERSION(DRV_VERSION);
|
|
|
|
|
|
|
|
module_init(cs5535_init);
|
|
|
|
module_exit(cs5535_exit);
|