2008-07-05 04:02:53 -04:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2000 Deep Blue Solutions Ltd
|
|
|
|
* Copyright (C) 2002 Shane Nay (shane@minirl.com)
|
|
|
|
* Copyright 2005-2007 Freescale Semiconductor, Inc. All Rights Reserved.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
|
|
* (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/types.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/memory.h>
|
|
|
|
|
2008-08-05 11:14:15 -04:00
|
|
|
#include <mach/hardware.h>
|
2008-07-05 04:02:53 -04:00
|
|
|
#include <asm/mach-types.h>
|
|
|
|
#include <asm/mach/arch.h>
|
2008-07-05 04:02:53 -04:00
|
|
|
#include <asm/mach/time.h>
|
2008-07-05 04:02:53 -04:00
|
|
|
#include <asm/mach/map.h>
|
2008-08-05 11:14:15 -04:00
|
|
|
#include <mach/common.h>
|
2008-07-05 04:02:53 -04:00
|
|
|
#include <asm/page.h>
|
|
|
|
#include <asm/setup.h>
|
2008-08-05 11:14:15 -04:00
|
|
|
#include <mach/board-mx31lite.h>
|
2008-07-05 04:02:53 -04:00
|
|
|
|
|
|
|
/*
|
|
|
|
* This file contains the board-specific initialization routines.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This structure defines the MX31 memory map.
|
|
|
|
*/
|
|
|
|
static struct map_desc mx31lite_io_desc[] __initdata = {
|
|
|
|
{
|
|
|
|
.virtual = AIPS1_BASE_ADDR_VIRT,
|
|
|
|
.pfn = __phys_to_pfn(AIPS1_BASE_ADDR),
|
|
|
|
.length = AIPS1_SIZE,
|
2008-09-07 07:45:01 -04:00
|
|
|
.type = MT_DEVICE_NONSHARED
|
2008-07-05 04:02:53 -04:00
|
|
|
}, {
|
|
|
|
.virtual = SPBA0_BASE_ADDR_VIRT,
|
|
|
|
.pfn = __phys_to_pfn(SPBA0_BASE_ADDR),
|
|
|
|
.length = SPBA0_SIZE,
|
2008-09-07 07:45:01 -04:00
|
|
|
.type = MT_DEVICE_NONSHARED
|
2008-07-05 04:02:53 -04:00
|
|
|
}, {
|
|
|
|
.virtual = AIPS2_BASE_ADDR_VIRT,
|
|
|
|
.pfn = __phys_to_pfn(AIPS2_BASE_ADDR),
|
|
|
|
.length = AIPS2_SIZE,
|
2008-09-07 07:45:01 -04:00
|
|
|
.type = MT_DEVICE_NONSHARED
|
2008-07-05 04:02:53 -04:00
|
|
|
}, {
|
|
|
|
.virtual = CS4_BASE_ADDR_VIRT,
|
|
|
|
.pfn = __phys_to_pfn(CS4_BASE_ADDR),
|
|
|
|
.length = CS4_SIZE,
|
|
|
|
.type = MT_DEVICE
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Set up static virtual mappings.
|
|
|
|
*/
|
|
|
|
void __init mx31lite_map_io(void)
|
|
|
|
{
|
|
|
|
mxc_map_io();
|
|
|
|
iotable_init(mx31lite_io_desc, ARRAY_SIZE(mx31lite_io_desc));
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Board specific initialization.
|
|
|
|
*/
|
|
|
|
static void __init mxc_board_init(void)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
|
2008-07-05 04:02:53 -04:00
|
|
|
static void __init mx31lite_timer_init(void)
|
|
|
|
{
|
|
|
|
mxc_clocks_init(26000000);
|
|
|
|
mxc_timer_init("ipg_clk.0");
|
|
|
|
}
|
|
|
|
|
|
|
|
struct sys_timer mx31lite_timer = {
|
|
|
|
.init = mx31lite_timer_init,
|
|
|
|
};
|
|
|
|
|
2008-07-05 04:02:53 -04:00
|
|
|
/*
|
|
|
|
* The following uses standard kernel macros defined in arch.h in order to
|
|
|
|
* initialize __mach_desc_MX31LITE data structure.
|
|
|
|
*/
|
|
|
|
|
|
|
|
MACHINE_START(MX31LITE, "LogicPD MX31 LITEKIT")
|
|
|
|
/* Maintainer: Freescale Semiconductor, Inc. */
|
|
|
|
.phys_io = AIPS1_BASE_ADDR,
|
|
|
|
.io_pg_offst = ((AIPS1_BASE_ADDR_VIRT) >> 18) & 0xfffc,
|
|
|
|
.boot_params = PHYS_OFFSET + 0x100,
|
|
|
|
.map_io = mx31lite_map_io,
|
|
|
|
.init_irq = mxc_init_irq,
|
|
|
|
.init_machine = mxc_board_init,
|
2008-07-05 04:02:53 -04:00
|
|
|
.timer = &mx31lite_timer,
|
2008-07-05 04:02:53 -04:00
|
|
|
MACHINE_END
|