2009-02-02 12:50:09 -05:00
|
|
|
/*
|
|
|
|
|
* Driver for Freescale MC44S803 Low Power CMOS Broadband Tuner
|
|
|
|
|
*
|
|
|
|
|
* Copyright (c) 2009 Jochen Friedrich <jochen@scram.de>
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
|
|
|
* (at your option) any later version.
|
|
|
|
|
*
|
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
*
|
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
|
*
|
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
|
* Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.=
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#include <linux/module.h>
|
|
|
|
|
#include <linux/delay.h>
|
|
|
|
|
#include <linux/dvb/frontend.h>
|
|
|
|
|
#include <linux/i2c.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 04:04:11 -04:00
|
|
|
#include <linux/slab.h>
|
2009-02-02 12:50:09 -05:00
|
|
|
|
|
|
|
|
#include "dvb_frontend.h"
|
|
|
|
|
|
|
|
|
|
#include "mc44s803.h"
|
|
|
|
|
#include "mc44s803_priv.h"
|
|
|
|
|
|
|
|
|
|
#define mc_printk(level, format, arg...) \
|
|
|
|
|
printk(level "mc44s803: " format , ## arg)
|
|
|
|
|
|
|
|
|
|
/* Writes a single register */
|
|
|
|
|
static int mc44s803_writereg(struct mc44s803_priv *priv, u32 val)
|
|
|
|
|
{
|
|
|
|
|
u8 buf[3];
|
|
|
|
|
struct i2c_msg msg = {
|
|
|
|
|
.addr = priv->cfg->i2c_address, .flags = 0, .buf = buf, .len = 3
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
buf[0] = (val & 0xff0000) >> 16;
|
|
|
|
|
buf[1] = (val & 0xff00) >> 8;
|
|
|
|
|
buf[2] = (val & 0xff);
|
|
|
|
|
|
|
|
|
|
if (i2c_transfer(priv->i2c, &msg, 1) != 1) {
|
|
|
|
|
mc_printk(KERN_WARNING, "I2C write failed\n");
|
|
|
|
|
return -EREMOTEIO;
|
|
|
|
|
}
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Reads a single register */
|
|
|
|
|
static int mc44s803_readreg(struct mc44s803_priv *priv, u8 reg, u32 *val)
|
|
|
|
|
{
|
|
|
|
|
u32 wval;
|
|
|
|
|
u8 buf[3];
|
|
|
|
|
int ret;
|
|
|
|
|
struct i2c_msg msg[] = {
|
|
|
|
|
{ .addr = priv->cfg->i2c_address, .flags = I2C_M_RD,
|
|
|
|
|
.buf = buf, .len = 3 },
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
wval = MC44S803_REG_SM(MC44S803_REG_DATAREG, MC44S803_ADDR) |
|
|
|
|
|
MC44S803_REG_SM(reg, MC44S803_D);
|
|
|
|
|
|
|
|
|
|
ret = mc44s803_writereg(priv, wval);
|
|
|
|
|
if (ret)
|
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
|
|
if (i2c_transfer(priv->i2c, msg, 1) != 1) {
|
|
|
|
|
mc_printk(KERN_WARNING, "I2C read failed\n");
|
|
|
|
|
return -EREMOTEIO;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
*val = (buf[0] << 16) | (buf[1] << 8) | buf[2];
|
|
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int mc44s803_release(struct dvb_frontend *fe)
|
|
|
|
|
{
|
|
|
|
|
struct mc44s803_priv *priv = fe->tuner_priv;
|
|
|
|
|
|
|
|
|
|
fe->tuner_priv = NULL;
|
|
|
|
|
kfree(priv);
|
|
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int mc44s803_init(struct dvb_frontend *fe)
|
|
|
|
|
{
|
|
|
|
|
struct mc44s803_priv *priv = fe->tuner_priv;
|
|
|
|
|
u32 val;
|
|
|
|
|
int err;
|
|
|
|
|
|
|
|
|
|
if (fe->ops.i2c_gate_ctrl)
|
|
|
|
|
fe->ops.i2c_gate_ctrl(fe, 1);
|
|
|
|
|
|
|
|
|
|
/* Reset chip */
|
|
|
|
|
val = MC44S803_REG_SM(MC44S803_REG_RESET, MC44S803_ADDR) |
|
|
|
|
|
MC44S803_REG_SM(1, MC44S803_RS);
|
|
|
|
|
|
|
|
|
|
err = mc44s803_writereg(priv, val);
|
|
|
|
|
if (err)
|
|
|
|
|
goto exit;
|
|
|
|
|
|
|
|
|
|
val = MC44S803_REG_SM(MC44S803_REG_RESET, MC44S803_ADDR);
|
|
|
|
|
|
|
|
|
|
err = mc44s803_writereg(priv, val);
|
|
|
|
|
if (err)
|
|
|
|
|
goto exit;
|
|
|
|
|
|
|
|
|
|
/* Power Up and Start Osc */
|
|
|
|
|
|
|
|
|
|
val = MC44S803_REG_SM(MC44S803_REG_REFOSC, MC44S803_ADDR) |
|
|
|
|
|
MC44S803_REG_SM(0xC0, MC44S803_REFOSC) |
|
|
|
|
|
MC44S803_REG_SM(1, MC44S803_OSCSEL);
|
|
|
|
|
|
|
|
|
|
err = mc44s803_writereg(priv, val);
|
|
|
|
|
if (err)
|
|
|
|
|
goto exit;
|
|
|
|
|
|
|
|
|
|
val = MC44S803_REG_SM(MC44S803_REG_POWER, MC44S803_ADDR) |
|
|
|
|
|
MC44S803_REG_SM(0x200, MC44S803_POWER);
|
|
|
|
|
|
|
|
|
|
err = mc44s803_writereg(priv, val);
|
|
|
|
|
if (err)
|
|
|
|
|
goto exit;
|
|
|
|
|
|
|
|
|
|
msleep(10);
|
|
|
|
|
|
|
|
|
|
val = MC44S803_REG_SM(MC44S803_REG_REFOSC, MC44S803_ADDR) |
|
|
|
|
|
MC44S803_REG_SM(0x40, MC44S803_REFOSC) |
|
|
|
|
|
MC44S803_REG_SM(1, MC44S803_OSCSEL);
|
|
|
|
|
|
|
|
|
|
err = mc44s803_writereg(priv, val);
|
|
|
|
|
if (err)
|
|
|
|
|
goto exit;
|
|
|
|
|
|
|
|
|
|
msleep(20);
|
|
|
|
|
|
|
|
|
|
/* Setup Mixer */
|
|
|
|
|
|
|
|
|
|
val = MC44S803_REG_SM(MC44S803_REG_MIXER, MC44S803_ADDR) |
|
|
|
|
|
MC44S803_REG_SM(1, MC44S803_TRI_STATE) |
|
|
|
|
|
MC44S803_REG_SM(0x7F, MC44S803_MIXER_RES);
|
|
|
|
|
|
|
|
|
|
err = mc44s803_writereg(priv, val);
|
|
|
|
|
if (err)
|
|
|
|
|
goto exit;
|
|
|
|
|
|
|
|
|
|
/* Setup Cirquit Adjust */
|
|
|
|
|
|
|
|
|
|
val = MC44S803_REG_SM(MC44S803_REG_CIRCADJ, MC44S803_ADDR) |
|
|
|
|
|
MC44S803_REG_SM(1, MC44S803_G1) |
|
|
|
|
|
MC44S803_REG_SM(1, MC44S803_G3) |
|
|
|
|
|
MC44S803_REG_SM(0x3, MC44S803_CIRCADJ_RES) |
|
|
|
|
|
MC44S803_REG_SM(1, MC44S803_G6) |
|
|
|
|
|
MC44S803_REG_SM(priv->cfg->dig_out, MC44S803_S1) |
|
|
|
|
|
MC44S803_REG_SM(0x3, MC44S803_LP) |
|
|
|
|
|
MC44S803_REG_SM(1, MC44S803_CLRF) |
|
|
|
|
|
MC44S803_REG_SM(1, MC44S803_CLIF);
|
|
|
|
|
|
|
|
|
|
err = mc44s803_writereg(priv, val);
|
|
|
|
|
if (err)
|
|
|
|
|
goto exit;
|
|
|
|
|
|
|
|
|
|
val = MC44S803_REG_SM(MC44S803_REG_CIRCADJ, MC44S803_ADDR) |
|
|
|
|
|
MC44S803_REG_SM(1, MC44S803_G1) |
|
|
|
|
|
MC44S803_REG_SM(1, MC44S803_G3) |
|
|
|
|
|
MC44S803_REG_SM(0x3, MC44S803_CIRCADJ_RES) |
|
|
|
|
|
MC44S803_REG_SM(1, MC44S803_G6) |
|
|
|
|
|
MC44S803_REG_SM(priv->cfg->dig_out, MC44S803_S1) |
|
|
|
|
|
MC44S803_REG_SM(0x3, MC44S803_LP);
|
|
|
|
|
|
|
|
|
|
err = mc44s803_writereg(priv, val);
|
|
|
|
|
if (err)
|
|
|
|
|
goto exit;
|
|
|
|
|
|
|
|
|
|
/* Setup Digtune */
|
|
|
|
|
|
|
|
|
|
val = MC44S803_REG_SM(MC44S803_REG_DIGTUNE, MC44S803_ADDR) |
|
|
|
|
|
MC44S803_REG_SM(3, MC44S803_XOD);
|
|
|
|
|
|
|
|
|
|
err = mc44s803_writereg(priv, val);
|
|
|
|
|
if (err)
|
|
|
|
|
goto exit;
|
|
|
|
|
|
|
|
|
|
/* Setup AGC */
|
|
|
|
|
|
|
|
|
|
val = MC44S803_REG_SM(MC44S803_REG_LNAAGC, MC44S803_ADDR) |
|
|
|
|
|
MC44S803_REG_SM(1, MC44S803_AT1) |
|
|
|
|
|
MC44S803_REG_SM(1, MC44S803_AT2) |
|
|
|
|
|
MC44S803_REG_SM(1, MC44S803_AGC_AN_DIG) |
|
|
|
|
|
MC44S803_REG_SM(1, MC44S803_AGC_READ_EN) |
|
|
|
|
|
MC44S803_REG_SM(1, MC44S803_LNA0);
|
|
|
|
|
|
|
|
|
|
err = mc44s803_writereg(priv, val);
|
|
|
|
|
if (err)
|
|
|
|
|
goto exit;
|
|
|
|
|
|
|
|
|
|
if (fe->ops.i2c_gate_ctrl)
|
|
|
|
|
fe->ops.i2c_gate_ctrl(fe, 0);
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
|
|
exit:
|
|
|
|
|
if (fe->ops.i2c_gate_ctrl)
|
|
|
|
|
fe->ops.i2c_gate_ctrl(fe, 0);
|
|
|
|
|
|
|
|
|
|
mc_printk(KERN_WARNING, "I/O Error\n");
|
|
|
|
|
return err;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int mc44s803_set_params(struct dvb_frontend *fe,
|
|
|
|
|
struct dvb_frontend_parameters *params)
|
|
|
|
|
{
|
|
|
|
|
struct mc44s803_priv *priv = fe->tuner_priv;
|
|
|
|
|
u32 r1, r2, n1, n2, lo1, lo2, freq, val;
|
|
|
|
|
int err;
|
|
|
|
|
|
|
|
|
|
priv->frequency = params->frequency;
|
|
|
|
|
|
|
|
|
|
r1 = MC44S803_OSC / 1000000;
|
|
|
|
|
r2 = MC44S803_OSC / 100000;
|
|
|
|
|
|
|
|
|
|
n1 = (params->frequency + MC44S803_IF1 + 500000) / 1000000;
|
|
|
|
|
freq = MC44S803_OSC / r1 * n1;
|
|
|
|
|
lo1 = ((60 * n1) + (r1 / 2)) / r1;
|
|
|
|
|
freq = freq - params->frequency;
|
|
|
|
|
|
|
|
|
|
n2 = (freq - MC44S803_IF2 + 50000) / 100000;
|
|
|
|
|
lo2 = ((60 * n2) + (r2 / 2)) / r2;
|
|
|
|
|
|
|
|
|
|
if (fe->ops.i2c_gate_ctrl)
|
|
|
|
|
fe->ops.i2c_gate_ctrl(fe, 1);
|
|
|
|
|
|
|
|
|
|
val = MC44S803_REG_SM(MC44S803_REG_REFDIV, MC44S803_ADDR) |
|
|
|
|
|
MC44S803_REG_SM(r1-1, MC44S803_R1) |
|
|
|
|
|
MC44S803_REG_SM(r2-1, MC44S803_R2) |
|
|
|
|
|
MC44S803_REG_SM(1, MC44S803_REFBUF_EN);
|
|
|
|
|
|
|
|
|
|
err = mc44s803_writereg(priv, val);
|
|
|
|
|
if (err)
|
|
|
|
|
goto exit;
|
|
|
|
|
|
|
|
|
|
val = MC44S803_REG_SM(MC44S803_REG_LO1, MC44S803_ADDR) |
|
|
|
|
|
MC44S803_REG_SM(n1-2, MC44S803_LO1);
|
|
|
|
|
|
|
|
|
|
err = mc44s803_writereg(priv, val);
|
|
|
|
|
if (err)
|
|
|
|
|
goto exit;
|
|
|
|
|
|
|
|
|
|
val = MC44S803_REG_SM(MC44S803_REG_LO2, MC44S803_ADDR) |
|
|
|
|
|
MC44S803_REG_SM(n2-2, MC44S803_LO2);
|
|
|
|
|
|
|
|
|
|
err = mc44s803_writereg(priv, val);
|
|
|
|
|
if (err)
|
|
|
|
|
goto exit;
|
|
|
|
|
|
|
|
|
|
val = MC44S803_REG_SM(MC44S803_REG_DIGTUNE, MC44S803_ADDR) |
|
|
|
|
|
MC44S803_REG_SM(1, MC44S803_DA) |
|
|
|
|
|
MC44S803_REG_SM(lo1, MC44S803_LO_REF) |
|
|
|
|
|
MC44S803_REG_SM(1, MC44S803_AT);
|
|
|
|
|
|
|
|
|
|
err = mc44s803_writereg(priv, val);
|
|
|
|
|
if (err)
|
|
|
|
|
goto exit;
|
|
|
|
|
|
|
|
|
|
val = MC44S803_REG_SM(MC44S803_REG_DIGTUNE, MC44S803_ADDR) |
|
|
|
|
|
MC44S803_REG_SM(2, MC44S803_DA) |
|
|
|
|
|
MC44S803_REG_SM(lo2, MC44S803_LO_REF) |
|
|
|
|
|
MC44S803_REG_SM(1, MC44S803_AT);
|
|
|
|
|
|
|
|
|
|
err = mc44s803_writereg(priv, val);
|
|
|
|
|
if (err)
|
|
|
|
|
goto exit;
|
|
|
|
|
|
|
|
|
|
if (fe->ops.i2c_gate_ctrl)
|
|
|
|
|
fe->ops.i2c_gate_ctrl(fe, 0);
|
|
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
|
|
exit:
|
|
|
|
|
if (fe->ops.i2c_gate_ctrl)
|
|
|
|
|
fe->ops.i2c_gate_ctrl(fe, 0);
|
|
|
|
|
|
|
|
|
|
mc_printk(KERN_WARNING, "I/O Error\n");
|
|
|
|
|
return err;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int mc44s803_get_frequency(struct dvb_frontend *fe, u32 *frequency)
|
|
|
|
|
{
|
|
|
|
|
struct mc44s803_priv *priv = fe->tuner_priv;
|
|
|
|
|
*frequency = priv->frequency;
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static const struct dvb_tuner_ops mc44s803_tuner_ops = {
|
|
|
|
|
.info = {
|
|
|
|
|
.name = "Freescale MC44S803",
|
|
|
|
|
.frequency_min = 48000000,
|
|
|
|
|
.frequency_max = 1000000000,
|
|
|
|
|
.frequency_step = 100000,
|
|
|
|
|
},
|
|
|
|
|
|
|
|
|
|
.release = mc44s803_release,
|
|
|
|
|
.init = mc44s803_init,
|
|
|
|
|
.set_params = mc44s803_set_params,
|
|
|
|
|
.get_frequency = mc44s803_get_frequency
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/* This functions tries to identify a MC44S803 tuner by reading the ID
|
|
|
|
|
register. This is hasty. */
|
|
|
|
|
struct dvb_frontend *mc44s803_attach(struct dvb_frontend *fe,
|
|
|
|
|
struct i2c_adapter *i2c, struct mc44s803_config *cfg)
|
|
|
|
|
{
|
|
|
|
|
struct mc44s803_priv *priv;
|
|
|
|
|
u32 reg;
|
|
|
|
|
u8 id;
|
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
|
|
reg = 0;
|
|
|
|
|
|
|
|
|
|
priv = kzalloc(sizeof(struct mc44s803_priv), GFP_KERNEL);
|
|
|
|
|
if (priv == NULL)
|
|
|
|
|
return NULL;
|
|
|
|
|
|
|
|
|
|
priv->cfg = cfg;
|
|
|
|
|
priv->i2c = i2c;
|
|
|
|
|
priv->fe = fe;
|
|
|
|
|
|
|
|
|
|
if (fe->ops.i2c_gate_ctrl)
|
|
|
|
|
fe->ops.i2c_gate_ctrl(fe, 1); /* open i2c_gate */
|
|
|
|
|
|
|
|
|
|
ret = mc44s803_readreg(priv, MC44S803_REG_ID, ®);
|
|
|
|
|
if (ret)
|
|
|
|
|
goto error;
|
|
|
|
|
|
|
|
|
|
id = MC44S803_REG_MS(reg, MC44S803_ID);
|
|
|
|
|
|
|
|
|
|
if (id != 0x14) {
|
|
|
|
|
mc_printk(KERN_ERR, "unsupported ID "
|
|
|
|
|
"(%x should be 0x14)\n", id);
|
|
|
|
|
goto error;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
mc_printk(KERN_INFO, "successfully identified (ID = %x)\n", id);
|
|
|
|
|
memcpy(&fe->ops.tuner_ops, &mc44s803_tuner_ops,
|
|
|
|
|
sizeof(struct dvb_tuner_ops));
|
|
|
|
|
|
|
|
|
|
fe->tuner_priv = priv;
|
|
|
|
|
|
|
|
|
|
if (fe->ops.i2c_gate_ctrl)
|
|
|
|
|
fe->ops.i2c_gate_ctrl(fe, 0); /* close i2c_gate */
|
|
|
|
|
|
|
|
|
|
return fe;
|
|
|
|
|
|
|
|
|
|
error:
|
|
|
|
|
if (fe->ops.i2c_gate_ctrl)
|
|
|
|
|
fe->ops.i2c_gate_ctrl(fe, 0); /* close i2c_gate */
|
|
|
|
|
|
|
|
|
|
kfree(priv);
|
|
|
|
|
return NULL;
|
|
|
|
|
}
|
|
|
|
|
EXPORT_SYMBOL(mc44s803_attach);
|
|
|
|
|
|
|
|
|
|
MODULE_AUTHOR("Jochen Friedrich");
|
|
|
|
|
MODULE_DESCRIPTION("Freescale MC44S803 silicon tuner driver");
|
|
|
|
|
MODULE_LICENSE("GPL");
|
