2005-04-16 18:20:36 -04:00
|
|
|
/*
|
|
|
|
* Copyright 2002 Momentum Computer
|
|
|
|
* Author: mdharm@momenco.com
|
|
|
|
*
|
|
|
|
* arch/mips/momentum/ocelot_c/uart-irq.c
|
|
|
|
* Interrupt routines for UARTs. Interrupt numbers are assigned from
|
|
|
|
* 80 to 81 (2 interrupt sources).
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
* under the terms of the GNU General Public License as published by the
|
|
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
|
|
* option) any later version.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/irq.h>
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <asm/ptrace.h>
|
|
|
|
#include <linux/sched.h>
|
|
|
|
#include <linux/kernel_stat.h>
|
|
|
|
#include <asm/io.h>
|
|
|
|
#include <asm/irq.h>
|
|
|
|
#include "ocelot_c_fpga.h"
|
|
|
|
|
|
|
|
static inline int ls1bit8(unsigned int x)
|
|
|
|
{
|
|
|
|
int b = 7, s;
|
|
|
|
|
|
|
|
s = 4; if (((unsigned char)(x << 4)) == 0) s = 0; b -= s; x <<= s;
|
|
|
|
s = 2; if (((unsigned char)(x << 2)) == 0) s = 0; b -= s; x <<= s;
|
|
|
|
s = 1; if (((unsigned char)(x << 1)) == 0) s = 0; b -= s;
|
|
|
|
|
|
|
|
return b;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* mask off an interrupt -- 0 is enable, 1 is disable */
|
|
|
|
static inline void mask_uart_irq(unsigned int irq)
|
|
|
|
{
|
|
|
|
uint8_t value;
|
|
|
|
|
|
|
|
value = OCELOT_FPGA_READ(UART_INTMASK);
|
|
|
|
value |= 1 << (irq - 74);
|
|
|
|
OCELOT_FPGA_WRITE(value, UART_INTMASK);
|
|
|
|
|
|
|
|
/* read the value back to assure that it's really been written */
|
|
|
|
value = OCELOT_FPGA_READ(UART_INTMASK);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* unmask an interrupt -- 0 is enable, 1 is disable */
|
|
|
|
static inline void unmask_uart_irq(unsigned int irq)
|
|
|
|
{
|
|
|
|
uint8_t value;
|
|
|
|
|
|
|
|
value = OCELOT_FPGA_READ(UART_INTMASK);
|
|
|
|
value &= ~(1 << (irq - 74));
|
|
|
|
OCELOT_FPGA_WRITE(value, UART_INTMASK);
|
|
|
|
|
|
|
|
/* read the value back to assure that it's really been written */
|
|
|
|
value = OCELOT_FPGA_READ(UART_INTMASK);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Enables the IRQ in the FPGA
|
|
|
|
*/
|
|
|
|
static void enable_uart_irq(unsigned int irq)
|
|
|
|
{
|
|
|
|
unmask_uart_irq(irq);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Initialize the IRQ in the FPGA
|
|
|
|
*/
|
|
|
|
static unsigned int startup_uart_irq(unsigned int irq)
|
|
|
|
{
|
|
|
|
unmask_uart_irq(irq);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Disables the IRQ in the FPGA
|
|
|
|
*/
|
|
|
|
static void disable_uart_irq(unsigned int irq)
|
|
|
|
{
|
|
|
|
mask_uart_irq(irq);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Masks and ACKs an IRQ
|
|
|
|
*/
|
|
|
|
static void mask_and_ack_uart_irq(unsigned int irq)
|
|
|
|
{
|
|
|
|
mask_uart_irq(irq);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* End IRQ processing
|
|
|
|
*/
|
|
|
|
static void end_uart_irq(unsigned int irq)
|
|
|
|
{
|
|
|
|
if (!(irq_desc[irq].status & (IRQ_DISABLED|IRQ_INPROGRESS)))
|
|
|
|
unmask_uart_irq(irq);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Interrupt handler for interrupts coming from the FPGA chip.
|
|
|
|
*/
|
|
|
|
void ll_uart_irq(struct pt_regs *regs)
|
|
|
|
{
|
|
|
|
unsigned int irq_src, irq_mask;
|
|
|
|
|
|
|
|
/* read the interrupt status registers */
|
|
|
|
irq_src = OCELOT_FPGA_READ(UART_INTSTAT);
|
|
|
|
irq_mask = OCELOT_FPGA_READ(UART_INTMASK);
|
|
|
|
|
|
|
|
/* mask for just the interrupts we want */
|
|
|
|
irq_src &= ~irq_mask;
|
|
|
|
|
|
|
|
do_IRQ(ls1bit8(irq_src) + 74, regs);
|
|
|
|
}
|
|
|
|
|
|
|
|
#define shutdown_uart_irq disable_uart_irq
|
|
|
|
|
2006-07-02 09:41:42 -04:00
|
|
|
struct irq_chip uart_irq_type = {
|
2005-02-28 08:39:57 -05:00
|
|
|
.typename = "UART/FPGA",
|
|
|
|
.startup = startup_uart_irq,
|
|
|
|
.shutdown = shutdown_uart_irq,
|
|
|
|
.enable = enable_uart_irq,
|
|
|
|
.disable = disable_uart_irq,
|
|
|
|
.ack = mask_and_ack_uart_irq,
|
|
|
|
.end = end_uart_irq,
|
2005-04-16 18:20:36 -04:00
|
|
|
};
|
|
|
|
|
|
|
|
void uart_irq_init(void)
|
|
|
|
{
|
|
|
|
/* Reset irq handlers pointers to NULL */
|
|
|
|
irq_desc[80].status = IRQ_DISABLED;
|
|
|
|
irq_desc[80].action = 0;
|
|
|
|
irq_desc[80].depth = 2;
|
[PATCH] genirq: rename desc->handler to desc->chip
This patch-queue improves the generic IRQ layer to be truly generic, by adding
various abstractions and features to it, without impacting existing
functionality.
While the queue can be best described as "fix and improve everything in the
generic IRQ layer that we could think of", and thus it consists of many
smaller features and lots of cleanups, the one feature that stands out most is
the new 'irq chip' abstraction.
The irq-chip abstraction is about describing and coding and IRQ controller
driver by mapping its raw hardware capabilities [and quirks, if needed] in a
straightforward way, without having to think about "IRQ flow"
(level/edge/etc.) type of details.
This stands in contrast with the current 'irq-type' model of genirq
architectures, which 'mixes' raw hardware capabilities with 'flow' details.
The patchset supports both types of irq controller designs at once, and
converts i386 and x86_64 to the new irq-chip design.
As a bonus side-effect of the irq-chip approach, chained interrupt controllers
(master/slave PIC constructs, etc.) are now supported by design as well.
The end result of this patchset intends to be simpler architecture-level code
and more consolidation between architectures.
We reused many bits of code and many concepts from Russell King's ARM IRQ
layer, the merging of which was one of the motivations for this patchset.
This patch:
rename desc->handler to desc->chip.
Originally i did not want to do this, because it's a big patch. But having
both "desc->handler", "desc->handle_irq" and "action->handler" caused a
large degree of confusion and made the code appear alot less clean than it
truly is.
I have also attempted a dual approach as well by introducing a
desc->chip alias - but that just wasnt robust enough and broke
frequently.
So lets get over with this quickly. The conversion was done automatically
via scripts and converts all the code in the kernel.
This renaming patch is the first one amongst the patches, so that the
remaining patches can stay flexible and can be merged and split up
without having some big monolithic patch act as a merge barrier.
[akpm@osdl.org: build fix]
[akpm@osdl.org: another build fix]
Signed-off-by: Ingo Molnar <mingo@elte.hu>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
2006-06-29 05:24:36 -04:00
|
|
|
irq_desc[80].chip = &uart_irq_type;
|
2005-04-16 18:20:36 -04:00
|
|
|
|
|
|
|
irq_desc[81].status = IRQ_DISABLED;
|
|
|
|
irq_desc[81].action = 0;
|
|
|
|
irq_desc[81].depth = 2;
|
[PATCH] genirq: rename desc->handler to desc->chip
This patch-queue improves the generic IRQ layer to be truly generic, by adding
various abstractions and features to it, without impacting existing
functionality.
While the queue can be best described as "fix and improve everything in the
generic IRQ layer that we could think of", and thus it consists of many
smaller features and lots of cleanups, the one feature that stands out most is
the new 'irq chip' abstraction.
The irq-chip abstraction is about describing and coding and IRQ controller
driver by mapping its raw hardware capabilities [and quirks, if needed] in a
straightforward way, without having to think about "IRQ flow"
(level/edge/etc.) type of details.
This stands in contrast with the current 'irq-type' model of genirq
architectures, which 'mixes' raw hardware capabilities with 'flow' details.
The patchset supports both types of irq controller designs at once, and
converts i386 and x86_64 to the new irq-chip design.
As a bonus side-effect of the irq-chip approach, chained interrupt controllers
(master/slave PIC constructs, etc.) are now supported by design as well.
The end result of this patchset intends to be simpler architecture-level code
and more consolidation between architectures.
We reused many bits of code and many concepts from Russell King's ARM IRQ
layer, the merging of which was one of the motivations for this patchset.
This patch:
rename desc->handler to desc->chip.
Originally i did not want to do this, because it's a big patch. But having
both "desc->handler", "desc->handle_irq" and "action->handler" caused a
large degree of confusion and made the code appear alot less clean than it
truly is.
I have also attempted a dual approach as well by introducing a
desc->chip alias - but that just wasnt robust enough and broke
frequently.
So lets get over with this quickly. The conversion was done automatically
via scripts and converts all the code in the kernel.
This renaming patch is the first one amongst the patches, so that the
remaining patches can stay flexible and can be merged and split up
without having some big monolithic patch act as a merge barrier.
[akpm@osdl.org: build fix]
[akpm@osdl.org: another build fix]
Signed-off-by: Ingo Molnar <mingo@elte.hu>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
2006-06-29 05:24:36 -04:00
|
|
|
irq_desc[81].chip = &uart_irq_type;
|
2005-04-16 18:20:36 -04:00
|
|
|
}
|