2006-08-29 18:12:40 -04:00
|
|
|
/*
|
|
|
|
* Promise PATA TX2/TX4/TX2000/133 IDE driver for pdc20268 to pdc20277.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License
|
|
|
|
* as published by the Free Software Foundation; either version
|
|
|
|
* 2 of the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* Ported to libata by:
|
|
|
|
* Albert Lee <albertcc@tw.ibm.com> IBM Corporation
|
|
|
|
*
|
|
|
|
* Copyright (C) 1998-2002 Andre Hedrick <andre@linux-ide.org>
|
|
|
|
* Portions Copyright (C) 1999 Promise Technology, Inc.
|
|
|
|
*
|
|
|
|
* Author: Frank Tiernan (frankt@promise.com)
|
|
|
|
* Released under terms of General Public License
|
|
|
|
*
|
|
|
|
*
|
|
|
|
* libata documentation is available via 'make {ps|pdf}docs',
|
|
|
|
* as Documentation/DocBook/libata.*
|
|
|
|
*
|
|
|
|
* Hardware information only available under NDA.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/pci.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/blkdev.h>
|
|
|
|
#include <linux/delay.h>
|
|
|
|
#include <linux/device.h>
|
|
|
|
#include <scsi/scsi.h>
|
|
|
|
#include <scsi/scsi_host.h>
|
|
|
|
#include <scsi/scsi_cmnd.h>
|
|
|
|
#include <linux/libata.h>
|
|
|
|
|
|
|
|
#define DRV_NAME "pata_pdc2027x"
|
2007-08-31 04:54:06 -04:00
|
|
|
#define DRV_VERSION "1.0"
|
2006-08-29 18:12:40 -04:00
|
|
|
#undef PDC_DEBUG
|
|
|
|
|
|
|
|
#ifdef PDC_DEBUG
|
|
|
|
#define PDPRINTK(fmt, args...) printk(KERN_ERR "%s: " fmt, __FUNCTION__, ## args)
|
|
|
|
#else
|
|
|
|
#define PDPRINTK(fmt, args...)
|
|
|
|
#endif
|
|
|
|
|
|
|
|
enum {
|
2007-02-01 01:06:36 -05:00
|
|
|
PDC_MMIO_BAR = 5,
|
|
|
|
|
2006-08-29 18:12:40 -04:00
|
|
|
PDC_UDMA_100 = 0,
|
|
|
|
PDC_UDMA_133 = 1,
|
|
|
|
|
|
|
|
PDC_100_MHZ = 100000000,
|
|
|
|
PDC_133_MHZ = 133333333,
|
|
|
|
|
|
|
|
PDC_SYS_CTL = 0x1100,
|
|
|
|
PDC_ATA_CTL = 0x1104,
|
|
|
|
PDC_GLOBAL_CTL = 0x1108,
|
|
|
|
PDC_CTCR0 = 0x110C,
|
|
|
|
PDC_CTCR1 = 0x1110,
|
|
|
|
PDC_BYTE_COUNT = 0x1120,
|
|
|
|
PDC_PLL_CTL = 0x1202,
|
|
|
|
};
|
|
|
|
|
|
|
|
static int pdc2027x_init_one(struct pci_dev *pdev, const struct pci_device_id *ent);
|
|
|
|
static void pdc2027x_error_handler(struct ata_port *ap);
|
|
|
|
static void pdc2027x_set_piomode(struct ata_port *ap, struct ata_device *adev);
|
|
|
|
static void pdc2027x_set_dmamode(struct ata_port *ap, struct ata_device *adev);
|
|
|
|
static int pdc2027x_check_atapi_dma(struct ata_queued_cmd *qc);
|
2007-04-10 19:19:00 -04:00
|
|
|
static unsigned long pdc2027x_mode_filter(struct ata_device *adev, unsigned long mask);
|
|
|
|
static int pdc2027x_cable_detect(struct ata_port *ap);
|
2007-08-06 05:36:23 -04:00
|
|
|
static int pdc2027x_set_mode(struct ata_link *link, struct ata_device **r_failed);
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
/*
|
|
|
|
* ATA Timing Tables based on 133MHz controller clock.
|
|
|
|
* These tables are only used when the controller is in 133MHz clock.
|
|
|
|
* If the controller is in 100MHz clock, the ASIC hardware will
|
|
|
|
* set the timing registers automatically when "set feature" command
|
|
|
|
* is issued to the device. However, if the controller clock is 133MHz,
|
|
|
|
* the following tables must be used.
|
|
|
|
*/
|
|
|
|
static struct pdc2027x_pio_timing {
|
|
|
|
u8 value0, value1, value2;
|
|
|
|
} pdc2027x_pio_timing_tbl [] = {
|
|
|
|
{ 0xfb, 0x2b, 0xac }, /* PIO mode 0 */
|
|
|
|
{ 0x46, 0x29, 0xa4 }, /* PIO mode 1 */
|
|
|
|
{ 0x23, 0x26, 0x64 }, /* PIO mode 2 */
|
|
|
|
{ 0x27, 0x0d, 0x35 }, /* PIO mode 3, IORDY on, Prefetch off */
|
|
|
|
{ 0x23, 0x09, 0x25 }, /* PIO mode 4, IORDY on, Prefetch off */
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct pdc2027x_mdma_timing {
|
|
|
|
u8 value0, value1;
|
|
|
|
} pdc2027x_mdma_timing_tbl [] = {
|
|
|
|
{ 0xdf, 0x5f }, /* MDMA mode 0 */
|
|
|
|
{ 0x6b, 0x27 }, /* MDMA mode 1 */
|
|
|
|
{ 0x69, 0x25 }, /* MDMA mode 2 */
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct pdc2027x_udma_timing {
|
|
|
|
u8 value0, value1, value2;
|
|
|
|
} pdc2027x_udma_timing_tbl [] = {
|
|
|
|
{ 0x4a, 0x0f, 0xd5 }, /* UDMA mode 0 */
|
|
|
|
{ 0x3a, 0x0a, 0xd0 }, /* UDMA mode 1 */
|
|
|
|
{ 0x2a, 0x07, 0xcd }, /* UDMA mode 2 */
|
|
|
|
{ 0x1a, 0x05, 0xcd }, /* UDMA mode 3 */
|
|
|
|
{ 0x1a, 0x03, 0xcd }, /* UDMA mode 4 */
|
|
|
|
{ 0x1a, 0x02, 0xcb }, /* UDMA mode 5 */
|
|
|
|
{ 0x1a, 0x01, 0xcb }, /* UDMA mode 6 */
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct pci_device_id pdc2027x_pci_tbl[] = {
|
2006-09-28 20:21:59 -04:00
|
|
|
{ PCI_VDEVICE(PROMISE, PCI_DEVICE_ID_PROMISE_20268), PDC_UDMA_100 },
|
|
|
|
{ PCI_VDEVICE(PROMISE, PCI_DEVICE_ID_PROMISE_20269), PDC_UDMA_133 },
|
|
|
|
{ PCI_VDEVICE(PROMISE, PCI_DEVICE_ID_PROMISE_20270), PDC_UDMA_100 },
|
|
|
|
{ PCI_VDEVICE(PROMISE, PCI_DEVICE_ID_PROMISE_20271), PDC_UDMA_133 },
|
|
|
|
{ PCI_VDEVICE(PROMISE, PCI_DEVICE_ID_PROMISE_20275), PDC_UDMA_133 },
|
|
|
|
{ PCI_VDEVICE(PROMISE, PCI_DEVICE_ID_PROMISE_20276), PDC_UDMA_133 },
|
|
|
|
{ PCI_VDEVICE(PROMISE, PCI_DEVICE_ID_PROMISE_20277), PDC_UDMA_133 },
|
|
|
|
|
2006-08-29 18:12:40 -04:00
|
|
|
{ } /* terminate list */
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct pci_driver pdc2027x_pci_driver = {
|
|
|
|
.name = DRV_NAME,
|
|
|
|
.id_table = pdc2027x_pci_tbl,
|
|
|
|
.probe = pdc2027x_init_one,
|
2007-01-20 02:00:28 -05:00
|
|
|
.remove = ata_pci_remove_one,
|
2006-08-29 18:12:40 -04:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct scsi_host_template pdc2027x_sht = {
|
|
|
|
.module = THIS_MODULE,
|
|
|
|
.name = DRV_NAME,
|
|
|
|
.ioctl = ata_scsi_ioctl,
|
|
|
|
.queuecommand = ata_scsi_queuecmd,
|
|
|
|
.can_queue = ATA_DEF_QUEUE,
|
|
|
|
.this_id = ATA_SHT_THIS_ID,
|
|
|
|
.sg_tablesize = LIBATA_MAX_PRD,
|
|
|
|
.cmd_per_lun = ATA_SHT_CMD_PER_LUN,
|
|
|
|
.emulated = ATA_SHT_EMULATED,
|
|
|
|
.use_clustering = ATA_SHT_USE_CLUSTERING,
|
|
|
|
.proc_name = DRV_NAME,
|
|
|
|
.dma_boundary = ATA_DMA_BOUNDARY,
|
|
|
|
.slave_configure = ata_scsi_slave_config,
|
2006-11-28 21:26:47 -05:00
|
|
|
.slave_destroy = ata_scsi_slave_destroy,
|
2006-08-29 18:12:40 -04:00
|
|
|
.bios_param = ata_std_bios_param,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct ata_port_operations pdc2027x_pata100_ops = {
|
2007-04-10 19:19:00 -04:00
|
|
|
.mode_filter = ata_pci_default_filter,
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
.tf_load = ata_tf_load,
|
|
|
|
.tf_read = ata_tf_read,
|
|
|
|
.check_status = ata_check_status,
|
|
|
|
.exec_command = ata_exec_command,
|
|
|
|
.dev_select = ata_std_dev_select,
|
|
|
|
|
|
|
|
.check_atapi_dma = pdc2027x_check_atapi_dma,
|
|
|
|
.bmdma_setup = ata_bmdma_setup,
|
|
|
|
.bmdma_start = ata_bmdma_start,
|
|
|
|
.bmdma_stop = ata_bmdma_stop,
|
|
|
|
.bmdma_status = ata_bmdma_status,
|
|
|
|
.qc_prep = ata_qc_prep,
|
|
|
|
.qc_issue = ata_qc_issue_prot,
|
2007-02-01 01:06:36 -05:00
|
|
|
.data_xfer = ata_data_xfer,
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
.freeze = ata_bmdma_freeze,
|
|
|
|
.thaw = ata_bmdma_thaw,
|
|
|
|
.error_handler = pdc2027x_error_handler,
|
|
|
|
.post_internal_cmd = ata_bmdma_post_internal_cmd,
|
2007-04-10 19:19:00 -04:00
|
|
|
.cable_detect = pdc2027x_cable_detect,
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
.irq_clear = ata_bmdma_irq_clear,
|
2007-01-26 02:27:58 -05:00
|
|
|
.irq_on = ata_irq_on,
|
2006-08-29 18:12:40 -04:00
|
|
|
|
2007-08-22 17:55:41 -04:00
|
|
|
.port_start = ata_sff_port_start,
|
2006-08-29 18:12:40 -04:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct ata_port_operations pdc2027x_pata133_ops = {
|
|
|
|
.set_piomode = pdc2027x_set_piomode,
|
|
|
|
.set_dmamode = pdc2027x_set_dmamode,
|
2007-04-10 19:19:00 -04:00
|
|
|
.set_mode = pdc2027x_set_mode,
|
|
|
|
.mode_filter = pdc2027x_mode_filter,
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
.tf_load = ata_tf_load,
|
|
|
|
.tf_read = ata_tf_read,
|
|
|
|
.check_status = ata_check_status,
|
|
|
|
.exec_command = ata_exec_command,
|
|
|
|
.dev_select = ata_std_dev_select,
|
|
|
|
|
|
|
|
.check_atapi_dma = pdc2027x_check_atapi_dma,
|
|
|
|
.bmdma_setup = ata_bmdma_setup,
|
|
|
|
.bmdma_start = ata_bmdma_start,
|
|
|
|
.bmdma_stop = ata_bmdma_stop,
|
|
|
|
.bmdma_status = ata_bmdma_status,
|
|
|
|
.qc_prep = ata_qc_prep,
|
|
|
|
.qc_issue = ata_qc_issue_prot,
|
2007-02-01 01:06:36 -05:00
|
|
|
.data_xfer = ata_data_xfer,
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
.freeze = ata_bmdma_freeze,
|
|
|
|
.thaw = ata_bmdma_thaw,
|
|
|
|
.error_handler = pdc2027x_error_handler,
|
|
|
|
.post_internal_cmd = ata_bmdma_post_internal_cmd,
|
2007-04-10 19:19:00 -04:00
|
|
|
.cable_detect = pdc2027x_cable_detect,
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
.irq_clear = ata_bmdma_irq_clear,
|
2007-01-26 02:27:58 -05:00
|
|
|
.irq_on = ata_irq_on,
|
2006-08-29 18:12:40 -04:00
|
|
|
|
2007-08-22 17:55:41 -04:00
|
|
|
.port_start = ata_sff_port_start,
|
2006-08-29 18:12:40 -04:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct ata_port_info pdc2027x_port_info[] = {
|
|
|
|
/* PDC_UDMA_100 */
|
|
|
|
{
|
|
|
|
.flags = ATA_FLAG_NO_LEGACY | ATA_FLAG_SLAVE_POSS |
|
|
|
|
ATA_FLAG_MMIO,
|
|
|
|
.pio_mask = 0x1f, /* pio0-4 */
|
|
|
|
.mwdma_mask = 0x07, /* mwdma0-2 */
|
|
|
|
.udma_mask = ATA_UDMA5, /* udma0-5 */
|
|
|
|
.port_ops = &pdc2027x_pata100_ops,
|
|
|
|
},
|
|
|
|
/* PDC_UDMA_133 */
|
|
|
|
{
|
|
|
|
.flags = ATA_FLAG_NO_LEGACY | ATA_FLAG_SLAVE_POSS |
|
|
|
|
ATA_FLAG_MMIO,
|
|
|
|
.pio_mask = 0x1f, /* pio0-4 */
|
|
|
|
.mwdma_mask = 0x07, /* mwdma0-2 */
|
|
|
|
.udma_mask = ATA_UDMA6, /* udma0-6 */
|
|
|
|
.port_ops = &pdc2027x_pata133_ops,
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
|
|
|
MODULE_AUTHOR("Andre Hedrick, Frank Tiernan, Albert Lee");
|
|
|
|
MODULE_DESCRIPTION("libata driver module for Promise PDC20268 to PDC20277");
|
|
|
|
MODULE_LICENSE("GPL");
|
|
|
|
MODULE_VERSION(DRV_VERSION);
|
|
|
|
MODULE_DEVICE_TABLE(pci, pdc2027x_pci_tbl);
|
|
|
|
|
|
|
|
/**
|
|
|
|
* port_mmio - Get the MMIO address of PDC2027x extended registers
|
|
|
|
* @ap: Port
|
|
|
|
* @offset: offset from mmio base
|
|
|
|
*/
|
2006-09-24 21:57:57 -04:00
|
|
|
static inline void __iomem *port_mmio(struct ata_port *ap, unsigned int offset)
|
2006-08-29 18:12:40 -04:00
|
|
|
{
|
2007-02-01 01:06:36 -05:00
|
|
|
return ap->host->iomap[PDC_MMIO_BAR] + ap->port_no * 0x100 + offset;
|
2006-08-29 18:12:40 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* dev_mmio - Get the MMIO address of PDC2027x extended registers
|
|
|
|
* @ap: Port
|
|
|
|
* @adev: device
|
|
|
|
* @offset: offset from mmio base
|
|
|
|
*/
|
2006-09-24 21:57:57 -04:00
|
|
|
static inline void __iomem *dev_mmio(struct ata_port *ap, struct ata_device *adev, unsigned int offset)
|
2006-08-29 18:12:40 -04:00
|
|
|
{
|
|
|
|
u8 adj = (adev->devno) ? 0x08 : 0x00;
|
|
|
|
return port_mmio(ap, offset) + adj;
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
2007-04-10 19:19:00 -04:00
|
|
|
* pdc2027x_pata_cable_detect - Probe host controller cable detect info
|
2006-08-29 18:12:40 -04:00
|
|
|
* @ap: Port for which cable detect info is desired
|
|
|
|
*
|
|
|
|
* Read 80c cable indicator from Promise extended register.
|
|
|
|
* This register is latched when the system is reset.
|
|
|
|
*
|
|
|
|
* LOCKING:
|
|
|
|
* None (inherited from caller).
|
|
|
|
*/
|
2007-04-10 19:19:00 -04:00
|
|
|
static int pdc2027x_cable_detect(struct ata_port *ap)
|
2006-08-29 18:12:40 -04:00
|
|
|
{
|
|
|
|
u32 cgcr;
|
|
|
|
|
|
|
|
/* check cable detect results */
|
2007-09-20 10:07:12 -04:00
|
|
|
cgcr = ioread32(port_mmio(ap, PDC_GLOBAL_CTL));
|
2006-08-29 18:12:40 -04:00
|
|
|
if (cgcr & (1 << 26))
|
|
|
|
goto cbl40;
|
|
|
|
|
|
|
|
PDPRINTK("No cable or 80-conductor cable on port %d\n", ap->port_no);
|
|
|
|
|
2007-04-10 19:19:00 -04:00
|
|
|
return ATA_CBL_PATA80;
|
2006-08-29 18:12:40 -04:00
|
|
|
cbl40:
|
|
|
|
printk(KERN_INFO DRV_NAME ": 40-conductor cable detected on port %d\n", ap->port_no);
|
2007-04-10 19:19:00 -04:00
|
|
|
return ATA_CBL_PATA40;
|
2006-08-29 18:12:40 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* pdc2027x_port_enabled - Check PDC ATA control register to see whether the port is enabled.
|
|
|
|
* @ap: Port to check
|
|
|
|
*/
|
|
|
|
static inline int pdc2027x_port_enabled(struct ata_port *ap)
|
|
|
|
{
|
2007-09-20 10:07:12 -04:00
|
|
|
return ioread8(port_mmio(ap, PDC_ATA_CTL)) & 0x02;
|
2006-08-29 18:12:40 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* pdc2027x_prereset - prereset for PATA host controller
|
2007-08-06 05:36:23 -04:00
|
|
|
* @link: Target link
|
libata: add deadline support to prereset and reset methods
Add @deadline to prereset and reset methods and make them honor it.
ata_wait_ready() which directly takes @deadline is implemented to be
used as the wait function. This patch is in preparation for EH timing
improvements.
* ata_wait_ready() never does busy sleep. It's only used from EH and
no wait in EH is that urgent. This function also prints 'be
patient' message automatically after 5 secs of waiting if more than
3 secs is remaining till deadline.
* ata_bus_post_reset() now fails with error code if any of its wait
fails. This is important because earlier reset tries will have
shorter timeout than the spec requires. If a device fails to
respond before the short timeout, reset should be retried with
longer timeout rather than silently ignoring the device.
There are three behavior differences.
1. Timeout is applied to both devices at once, not separately. This
is more consistent with what the spec says.
2. When a device passes devchk but fails to become ready before
deadline. Previouly, post_reset would just succeed and let
device classification remove the device. New code fails the
reset thus causing reset retry. After a few times, EH will give
up disabling the port.
3. When slave device passes devchk but fails to become accessible
(TF-wise) after reset. Original code disables dev1 after 30s
timeout and continues as if the device doesn't exist, while the
patched code fails reset. When this happens, new code fails
reset on whole port rather than proceeding with only the primary
device.
If the failing device is suffering transient problems, new code
retries reset which is a better behavior. If the failing device is
actually broken, the net effect is identical to it, but not to the
other device sharing the channel. In the previous code, reset would
have succeeded after 30s thus detecting the working one. In the new
code, reset fails and whole port gets disabled. IMO, it's a
pathological case anyway (broken device sharing bus with working
one) and doesn't really matter.
* ata_bus_softreset() is changed to return error code from
ata_bus_post_reset(). It used to return 0 unconditionally.
* Spin up waiting is to be removed and not converted to honor
deadline.
* To be on the safe side, deadline is set to 40s for the time being.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-02-02 02:50:52 -05:00
|
|
|
* @deadline: deadline jiffies for the operation
|
2006-08-29 18:12:40 -04:00
|
|
|
*
|
|
|
|
* Probeinit including cable detection.
|
|
|
|
*
|
|
|
|
* LOCKING:
|
|
|
|
* None (inherited from caller).
|
|
|
|
*/
|
|
|
|
|
2007-08-06 05:36:23 -04:00
|
|
|
static int pdc2027x_prereset(struct ata_link *link, unsigned long deadline)
|
2006-08-29 18:12:40 -04:00
|
|
|
{
|
|
|
|
/* Check whether port enabled */
|
2007-08-06 05:36:23 -04:00
|
|
|
if (!pdc2027x_port_enabled(link->ap))
|
2006-09-26 12:53:38 -04:00
|
|
|
return -ENOENT;
|
2007-08-06 05:36:23 -04:00
|
|
|
return ata_std_prereset(link, deadline);
|
2006-08-29 18:12:40 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* pdc2027x_error_handler - Perform reset on PATA port and classify
|
|
|
|
* @ap: Port to reset
|
|
|
|
*
|
|
|
|
* Reset PATA phy and classify attached devices.
|
|
|
|
*
|
|
|
|
* LOCKING:
|
|
|
|
* None (inherited from caller).
|
|
|
|
*/
|
|
|
|
|
|
|
|
static void pdc2027x_error_handler(struct ata_port *ap)
|
|
|
|
{
|
|
|
|
ata_bmdma_drive_eh(ap, pdc2027x_prereset, ata_std_softreset, NULL, ata_std_postreset);
|
|
|
|
}
|
|
|
|
|
2007-04-10 19:19:00 -04:00
|
|
|
/**
|
|
|
|
* pdc2720x_mode_filter - mode selection filter
|
|
|
|
* @adev: ATA device
|
|
|
|
* @mask: list of modes proposed
|
|
|
|
*
|
|
|
|
* Block UDMA on devices that cause trouble with this controller.
|
|
|
|
*/
|
|
|
|
|
|
|
|
static unsigned long pdc2027x_mode_filter(struct ata_device *adev, unsigned long mask)
|
|
|
|
{
|
|
|
|
unsigned char model_num[ATA_ID_PROD_LEN + 1];
|
|
|
|
struct ata_device *pair = ata_dev_pair(adev);
|
|
|
|
|
|
|
|
if (adev->class != ATA_DEV_ATA || adev->devno == 0 || pair == NULL)
|
|
|
|
return ata_pci_default_filter(adev, mask);
|
|
|
|
|
|
|
|
/* Check for slave of a Maxtor at UDMA6 */
|
|
|
|
ata_id_c_string(pair->id, model_num, ATA_ID_PROD,
|
|
|
|
ATA_ID_PROD_LEN + 1);
|
|
|
|
/* If the master is a maxtor in UDMA6 then the slave should not use UDMA 6 */
|
2007-12-30 04:32:22 -05:00
|
|
|
if (strstr(model_num, "Maxtor") == NULL && pair->dma_mode == XFER_UDMA_6)
|
2007-04-10 19:19:00 -04:00
|
|
|
mask &= ~ (1 << (6 + ATA_SHIFT_UDMA));
|
|
|
|
|
|
|
|
return ata_pci_default_filter(adev, mask);
|
|
|
|
}
|
|
|
|
|
2006-08-29 18:12:40 -04:00
|
|
|
/**
|
|
|
|
* pdc2027x_set_piomode - Initialize host controller PATA PIO timings
|
|
|
|
* @ap: Port to configure
|
|
|
|
* @adev: um
|
|
|
|
* @pio: PIO mode, 0 - 4
|
|
|
|
*
|
|
|
|
* Set PIO mode for device.
|
|
|
|
*
|
|
|
|
* LOCKING:
|
|
|
|
* None (inherited from caller).
|
|
|
|
*/
|
|
|
|
|
|
|
|
static void pdc2027x_set_piomode(struct ata_port *ap, struct ata_device *adev)
|
|
|
|
{
|
|
|
|
unsigned int pio = adev->pio_mode - XFER_PIO_0;
|
|
|
|
u32 ctcr0, ctcr1;
|
|
|
|
|
|
|
|
PDPRINTK("adev->pio_mode[%X]\n", adev->pio_mode);
|
|
|
|
|
|
|
|
/* Sanity check */
|
|
|
|
if (pio > 4) {
|
|
|
|
printk(KERN_ERR DRV_NAME ": Unknown pio mode [%d] ignored\n", pio);
|
|
|
|
return;
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Set the PIO timing registers using value table for 133MHz */
|
|
|
|
PDPRINTK("Set pio regs... \n");
|
|
|
|
|
2007-09-20 10:07:12 -04:00
|
|
|
ctcr0 = ioread32(dev_mmio(ap, adev, PDC_CTCR0));
|
2006-08-29 18:12:40 -04:00
|
|
|
ctcr0 &= 0xffff0000;
|
|
|
|
ctcr0 |= pdc2027x_pio_timing_tbl[pio].value0 |
|
|
|
|
(pdc2027x_pio_timing_tbl[pio].value1 << 8);
|
2007-09-20 10:07:12 -04:00
|
|
|
iowrite32(ctcr0, dev_mmio(ap, adev, PDC_CTCR0));
|
2006-08-29 18:12:40 -04:00
|
|
|
|
2007-09-20 10:07:12 -04:00
|
|
|
ctcr1 = ioread32(dev_mmio(ap, adev, PDC_CTCR1));
|
2006-08-29 18:12:40 -04:00
|
|
|
ctcr1 &= 0x00ffffff;
|
|
|
|
ctcr1 |= (pdc2027x_pio_timing_tbl[pio].value2 << 24);
|
2007-09-20 10:07:12 -04:00
|
|
|
iowrite32(ctcr1, dev_mmio(ap, adev, PDC_CTCR1));
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
PDPRINTK("Set pio regs done\n");
|
|
|
|
|
|
|
|
PDPRINTK("Set to pio mode[%u] \n", pio);
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* pdc2027x_set_dmamode - Initialize host controller PATA UDMA timings
|
|
|
|
* @ap: Port to configure
|
|
|
|
* @adev: um
|
|
|
|
* @udma: udma mode, XFER_UDMA_0 to XFER_UDMA_6
|
|
|
|
*
|
|
|
|
* Set UDMA mode for device.
|
|
|
|
*
|
|
|
|
* LOCKING:
|
|
|
|
* None (inherited from caller).
|
|
|
|
*/
|
|
|
|
static void pdc2027x_set_dmamode(struct ata_port *ap, struct ata_device *adev)
|
|
|
|
{
|
|
|
|
unsigned int dma_mode = adev->dma_mode;
|
|
|
|
u32 ctcr0, ctcr1;
|
|
|
|
|
|
|
|
if ((dma_mode >= XFER_UDMA_0) &&
|
|
|
|
(dma_mode <= XFER_UDMA_6)) {
|
|
|
|
/* Set the UDMA timing registers with value table for 133MHz */
|
|
|
|
unsigned int udma_mode = dma_mode & 0x07;
|
|
|
|
|
|
|
|
if (dma_mode == XFER_UDMA_2) {
|
|
|
|
/*
|
|
|
|
* Turn off tHOLD.
|
|
|
|
* If tHOLD is '1', the hardware will add half clock for data hold time.
|
|
|
|
* This code segment seems to be no effect. tHOLD will be overwritten below.
|
|
|
|
*/
|
2007-09-20 10:07:12 -04:00
|
|
|
ctcr1 = ioread32(dev_mmio(ap, adev, PDC_CTCR1));
|
|
|
|
iowrite32(ctcr1 & ~(1 << 7), dev_mmio(ap, adev, PDC_CTCR1));
|
2006-08-29 18:12:40 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
PDPRINTK("Set udma regs... \n");
|
|
|
|
|
2007-09-20 10:07:12 -04:00
|
|
|
ctcr1 = ioread32(dev_mmio(ap, adev, PDC_CTCR1));
|
2006-08-29 18:12:40 -04:00
|
|
|
ctcr1 &= 0xff000000;
|
|
|
|
ctcr1 |= pdc2027x_udma_timing_tbl[udma_mode].value0 |
|
|
|
|
(pdc2027x_udma_timing_tbl[udma_mode].value1 << 8) |
|
|
|
|
(pdc2027x_udma_timing_tbl[udma_mode].value2 << 16);
|
2007-09-20 10:07:12 -04:00
|
|
|
iowrite32(ctcr1, dev_mmio(ap, adev, PDC_CTCR1));
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
PDPRINTK("Set udma regs done\n");
|
|
|
|
|
|
|
|
PDPRINTK("Set to udma mode[%u] \n", udma_mode);
|
|
|
|
|
|
|
|
} else if ((dma_mode >= XFER_MW_DMA_0) &&
|
|
|
|
(dma_mode <= XFER_MW_DMA_2)) {
|
|
|
|
/* Set the MDMA timing registers with value table for 133MHz */
|
|
|
|
unsigned int mdma_mode = dma_mode & 0x07;
|
|
|
|
|
|
|
|
PDPRINTK("Set mdma regs... \n");
|
2007-09-20 10:07:12 -04:00
|
|
|
ctcr0 = ioread32(dev_mmio(ap, adev, PDC_CTCR0));
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
ctcr0 &= 0x0000ffff;
|
|
|
|
ctcr0 |= (pdc2027x_mdma_timing_tbl[mdma_mode].value0 << 16) |
|
|
|
|
(pdc2027x_mdma_timing_tbl[mdma_mode].value1 << 24);
|
|
|
|
|
2007-09-20 10:07:12 -04:00
|
|
|
iowrite32(ctcr0, dev_mmio(ap, adev, PDC_CTCR0));
|
2006-08-29 18:12:40 -04:00
|
|
|
PDPRINTK("Set mdma regs done\n");
|
|
|
|
|
|
|
|
PDPRINTK("Set to mdma mode[%u] \n", mdma_mode);
|
|
|
|
} else {
|
|
|
|
printk(KERN_ERR DRV_NAME ": Unknown dma mode [%u] ignored\n", dma_mode);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
2007-04-10 19:19:00 -04:00
|
|
|
* pdc2027x_set_mode - Set the timing registers back to correct values.
|
2007-08-06 05:36:23 -04:00
|
|
|
* @link: link to configure
|
2007-04-10 19:19:00 -04:00
|
|
|
* @r_failed: Returned device for failure
|
2006-08-29 18:12:40 -04:00
|
|
|
*
|
|
|
|
* The pdc2027x hardware will look at "SET FEATURES" and change the timing registers
|
|
|
|
* automatically. The values set by the hardware might be incorrect, under 133Mhz PLL.
|
|
|
|
* This function overwrites the possibly incorrect values set by the hardware to be correct.
|
|
|
|
*/
|
2007-08-06 05:36:23 -04:00
|
|
|
static int pdc2027x_set_mode(struct ata_link *link, struct ata_device **r_failed)
|
2006-08-29 18:12:40 -04:00
|
|
|
{
|
2007-08-06 05:36:23 -04:00
|
|
|
struct ata_port *ap = link->ap;
|
2007-08-06 05:36:23 -04:00
|
|
|
struct ata_device *dev;
|
|
|
|
int rc;
|
2006-08-29 18:12:40 -04:00
|
|
|
|
2007-08-06 05:36:23 -04:00
|
|
|
rc = ata_do_set_mode(link, r_failed);
|
2007-08-06 05:36:23 -04:00
|
|
|
if (rc < 0)
|
|
|
|
return rc;
|
2006-08-29 18:12:40 -04:00
|
|
|
|
2007-08-06 05:36:23 -04:00
|
|
|
ata_link_for_each_dev(dev, link) {
|
2006-08-29 18:12:40 -04:00
|
|
|
if (ata_dev_enabled(dev)) {
|
|
|
|
|
|
|
|
pdc2027x_set_piomode(ap, dev);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Enable prefetch if the device support PIO only.
|
|
|
|
*/
|
|
|
|
if (dev->xfer_shift == ATA_SHIFT_PIO) {
|
2007-09-20 10:07:12 -04:00
|
|
|
u32 ctcr1 = ioread32(dev_mmio(ap, dev, PDC_CTCR1));
|
2006-08-29 18:12:40 -04:00
|
|
|
ctcr1 |= (1 << 25);
|
2007-09-20 10:07:12 -04:00
|
|
|
iowrite32(ctcr1, dev_mmio(ap, dev, PDC_CTCR1));
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
PDPRINTK("Turn on prefetch\n");
|
|
|
|
} else {
|
|
|
|
pdc2027x_set_dmamode(ap, dev);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
2007-04-10 19:19:00 -04:00
|
|
|
return 0;
|
2006-08-29 18:12:40 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* pdc2027x_check_atapi_dma - Check whether ATAPI DMA can be supported for this command
|
|
|
|
* @qc: Metadata associated with taskfile to check
|
|
|
|
*
|
|
|
|
* LOCKING:
|
|
|
|
* None (inherited from caller).
|
|
|
|
*
|
|
|
|
* RETURNS: 0 when ATAPI DMA can be used
|
|
|
|
* 1 otherwise
|
|
|
|
*/
|
|
|
|
static int pdc2027x_check_atapi_dma(struct ata_queued_cmd *qc)
|
|
|
|
{
|
|
|
|
struct scsi_cmnd *cmd = qc->scsicmd;
|
|
|
|
u8 *scsicmd = cmd->cmnd;
|
|
|
|
int rc = 1; /* atapi dma off by default */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This workaround is from Promise's GPL driver.
|
|
|
|
* If ATAPI DMA is used for commands not in the
|
|
|
|
* following white list, say MODE_SENSE and REQUEST_SENSE,
|
|
|
|
* pdc2027x might hit the irq lost problem.
|
|
|
|
*/
|
|
|
|
switch (scsicmd[0]) {
|
|
|
|
case READ_10:
|
|
|
|
case WRITE_10:
|
|
|
|
case READ_12:
|
|
|
|
case WRITE_12:
|
|
|
|
case READ_6:
|
|
|
|
case WRITE_6:
|
|
|
|
case 0xad: /* READ_DVD_STRUCTURE */
|
|
|
|
case 0xbe: /* READ_CD */
|
|
|
|
/* ATAPI DMA is ok */
|
|
|
|
rc = 0;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
;
|
|
|
|
}
|
|
|
|
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* pdc_read_counter - Read the ctr counter
|
libata: convert the remaining PATA drivers to new init model
Convert pdc_adma, pata_cs5520, pata_isapnp, pata_ixp4xx_cf,
pata_legacy, pata_mpc52xx, pata_mpiix, pata_pcmcia, pata_pdc2027x,
pata_platform, pata_qdi, pata_scc and pata_winbond to new init model.
* init_one()'s now follow more consistent init order
* cs5520 now registers one host with two ports, not two hosts. If any
of the two ports are disabled, it's made dummy as other drivers do.
Tested pdc_adma and pata_legacy. Both are as broken as before. The
rest are compile tested only.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 10:44:08 -04:00
|
|
|
* @host: target ATA host
|
2006-08-29 18:12:40 -04:00
|
|
|
*/
|
|
|
|
|
libata: convert the remaining PATA drivers to new init model
Convert pdc_adma, pata_cs5520, pata_isapnp, pata_ixp4xx_cf,
pata_legacy, pata_mpc52xx, pata_mpiix, pata_pcmcia, pata_pdc2027x,
pata_platform, pata_qdi, pata_scc and pata_winbond to new init model.
* init_one()'s now follow more consistent init order
* cs5520 now registers one host with two ports, not two hosts. If any
of the two ports are disabled, it's made dummy as other drivers do.
Tested pdc_adma and pata_legacy. Both are as broken as before. The
rest are compile tested only.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 10:44:08 -04:00
|
|
|
static long pdc_read_counter(struct ata_host *host)
|
2006-08-29 18:12:40 -04:00
|
|
|
{
|
libata: convert the remaining PATA drivers to new init model
Convert pdc_adma, pata_cs5520, pata_isapnp, pata_ixp4xx_cf,
pata_legacy, pata_mpc52xx, pata_mpiix, pata_pcmcia, pata_pdc2027x,
pata_platform, pata_qdi, pata_scc and pata_winbond to new init model.
* init_one()'s now follow more consistent init order
* cs5520 now registers one host with two ports, not two hosts. If any
of the two ports are disabled, it's made dummy as other drivers do.
Tested pdc_adma and pata_legacy. Both are as broken as before. The
rest are compile tested only.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 10:44:08 -04:00
|
|
|
void __iomem *mmio_base = host->iomap[PDC_MMIO_BAR];
|
2006-08-29 18:12:40 -04:00
|
|
|
long counter;
|
|
|
|
int retry = 1;
|
|
|
|
u32 bccrl, bccrh, bccrlv, bccrhv;
|
|
|
|
|
|
|
|
retry:
|
2007-09-20 10:07:12 -04:00
|
|
|
bccrl = ioread32(mmio_base + PDC_BYTE_COUNT) & 0x7fff;
|
|
|
|
bccrh = ioread32(mmio_base + PDC_BYTE_COUNT + 0x100) & 0x7fff;
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
/* Read the counter values again for verification */
|
2007-09-20 10:07:12 -04:00
|
|
|
bccrlv = ioread32(mmio_base + PDC_BYTE_COUNT) & 0x7fff;
|
|
|
|
bccrhv = ioread32(mmio_base + PDC_BYTE_COUNT + 0x100) & 0x7fff;
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
counter = (bccrh << 15) | bccrl;
|
|
|
|
|
|
|
|
PDPRINTK("bccrh [%X] bccrl [%X]\n", bccrh, bccrl);
|
|
|
|
PDPRINTK("bccrhv[%X] bccrlv[%X]\n", bccrhv, bccrlv);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The 30-bit decreasing counter are read by 2 pieces.
|
|
|
|
* Incorrect value may be read when both bccrh and bccrl are changing.
|
|
|
|
* Ex. When 7900 decrease to 78FF, wrong value 7800 might be read.
|
|
|
|
*/
|
|
|
|
if (retry && !(bccrh == bccrhv && bccrl >= bccrlv)) {
|
|
|
|
retry--;
|
|
|
|
PDPRINTK("rereading counter\n");
|
|
|
|
goto retry;
|
|
|
|
}
|
|
|
|
|
|
|
|
return counter;
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* adjust_pll - Adjust the PLL input clock in Hz.
|
|
|
|
*
|
|
|
|
* @pdc_controller: controller specific information
|
libata: convert the remaining PATA drivers to new init model
Convert pdc_adma, pata_cs5520, pata_isapnp, pata_ixp4xx_cf,
pata_legacy, pata_mpc52xx, pata_mpiix, pata_pcmcia, pata_pdc2027x,
pata_platform, pata_qdi, pata_scc and pata_winbond to new init model.
* init_one()'s now follow more consistent init order
* cs5520 now registers one host with two ports, not two hosts. If any
of the two ports are disabled, it's made dummy as other drivers do.
Tested pdc_adma and pata_legacy. Both are as broken as before. The
rest are compile tested only.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 10:44:08 -04:00
|
|
|
* @host: target ATA host
|
2006-08-29 18:12:40 -04:00
|
|
|
* @pll_clock: The input of PLL in HZ
|
|
|
|
*/
|
libata: convert the remaining PATA drivers to new init model
Convert pdc_adma, pata_cs5520, pata_isapnp, pata_ixp4xx_cf,
pata_legacy, pata_mpc52xx, pata_mpiix, pata_pcmcia, pata_pdc2027x,
pata_platform, pata_qdi, pata_scc and pata_winbond to new init model.
* init_one()'s now follow more consistent init order
* cs5520 now registers one host with two ports, not two hosts. If any
of the two ports are disabled, it's made dummy as other drivers do.
Tested pdc_adma and pata_legacy. Both are as broken as before. The
rest are compile tested only.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 10:44:08 -04:00
|
|
|
static void pdc_adjust_pll(struct ata_host *host, long pll_clock, unsigned int board_idx)
|
2006-08-29 18:12:40 -04:00
|
|
|
{
|
libata: convert the remaining PATA drivers to new init model
Convert pdc_adma, pata_cs5520, pata_isapnp, pata_ixp4xx_cf,
pata_legacy, pata_mpc52xx, pata_mpiix, pata_pcmcia, pata_pdc2027x,
pata_platform, pata_qdi, pata_scc and pata_winbond to new init model.
* init_one()'s now follow more consistent init order
* cs5520 now registers one host with two ports, not two hosts. If any
of the two ports are disabled, it's made dummy as other drivers do.
Tested pdc_adma and pata_legacy. Both are as broken as before. The
rest are compile tested only.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 10:44:08 -04:00
|
|
|
void __iomem *mmio_base = host->iomap[PDC_MMIO_BAR];
|
2006-08-29 18:12:40 -04:00
|
|
|
u16 pll_ctl;
|
|
|
|
long pll_clock_khz = pll_clock / 1000;
|
|
|
|
long pout_required = board_idx? PDC_133_MHZ:PDC_100_MHZ;
|
|
|
|
long ratio = pout_required / pll_clock_khz;
|
|
|
|
int F, R;
|
|
|
|
|
|
|
|
/* Sanity check */
|
|
|
|
if (unlikely(pll_clock_khz < 5000L || pll_clock_khz > 70000L)) {
|
|
|
|
printk(KERN_ERR DRV_NAME ": Invalid PLL input clock %ldkHz, give up!\n", pll_clock_khz);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
#ifdef PDC_DEBUG
|
|
|
|
PDPRINTK("pout_required is %ld\n", pout_required);
|
|
|
|
|
|
|
|
/* Show the current clock value of PLL control register
|
|
|
|
* (maybe already configured by the firmware)
|
|
|
|
*/
|
2007-09-20 10:07:12 -04:00
|
|
|
pll_ctl = ioread16(mmio_base + PDC_PLL_CTL);
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
PDPRINTK("pll_ctl[%X]\n", pll_ctl);
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Calculate the ratio of F, R and OD
|
|
|
|
* POUT = (F + 2) / (( R + 2) * NO)
|
|
|
|
*/
|
|
|
|
if (ratio < 8600L) { /* 8.6x */
|
|
|
|
/* Using NO = 0x01, R = 0x0D */
|
|
|
|
R = 0x0d;
|
|
|
|
} else if (ratio < 12900L) { /* 12.9x */
|
|
|
|
/* Using NO = 0x01, R = 0x08 */
|
|
|
|
R = 0x08;
|
|
|
|
} else if (ratio < 16100L) { /* 16.1x */
|
|
|
|
/* Using NO = 0x01, R = 0x06 */
|
|
|
|
R = 0x06;
|
|
|
|
} else if (ratio < 64000L) { /* 64x */
|
|
|
|
R = 0x00;
|
|
|
|
} else {
|
|
|
|
/* Invalid ratio */
|
|
|
|
printk(KERN_ERR DRV_NAME ": Invalid ratio %ld, give up!\n", ratio);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
F = (ratio * (R+2)) / 1000 - 2;
|
|
|
|
|
|
|
|
if (unlikely(F < 0 || F > 127)) {
|
|
|
|
/* Invalid F */
|
|
|
|
printk(KERN_ERR DRV_NAME ": F[%d] invalid!\n", F);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
PDPRINTK("F[%d] R[%d] ratio*1000[%ld]\n", F, R, ratio);
|
|
|
|
|
|
|
|
pll_ctl = (R << 8) | F;
|
|
|
|
|
|
|
|
PDPRINTK("Writing pll_ctl[%X]\n", pll_ctl);
|
|
|
|
|
2007-09-20 10:07:12 -04:00
|
|
|
iowrite16(pll_ctl, mmio_base + PDC_PLL_CTL);
|
|
|
|
ioread16(mmio_base + PDC_PLL_CTL); /* flush */
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
/* Wait the PLL circuit to be stable */
|
|
|
|
mdelay(30);
|
|
|
|
|
|
|
|
#ifdef PDC_DEBUG
|
|
|
|
/*
|
|
|
|
* Show the current clock value of PLL control register
|
|
|
|
* (maybe configured by the firmware)
|
|
|
|
*/
|
2007-09-20 10:07:12 -04:00
|
|
|
pll_ctl = ioread16(mmio_base + PDC_PLL_CTL);
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
PDPRINTK("pll_ctl[%X]\n", pll_ctl);
|
|
|
|
#endif
|
|
|
|
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* detect_pll_input_clock - Detect the PLL input clock in Hz.
|
libata: convert the remaining PATA drivers to new init model
Convert pdc_adma, pata_cs5520, pata_isapnp, pata_ixp4xx_cf,
pata_legacy, pata_mpc52xx, pata_mpiix, pata_pcmcia, pata_pdc2027x,
pata_platform, pata_qdi, pata_scc and pata_winbond to new init model.
* init_one()'s now follow more consistent init order
* cs5520 now registers one host with two ports, not two hosts. If any
of the two ports are disabled, it's made dummy as other drivers do.
Tested pdc_adma and pata_legacy. Both are as broken as before. The
rest are compile tested only.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 10:44:08 -04:00
|
|
|
* @host: target ATA host
|
2006-08-29 18:12:40 -04:00
|
|
|
* Ex. 16949000 on 33MHz PCI bus for pdc20275.
|
|
|
|
* Half of the PCI clock.
|
|
|
|
*/
|
libata: convert the remaining PATA drivers to new init model
Convert pdc_adma, pata_cs5520, pata_isapnp, pata_ixp4xx_cf,
pata_legacy, pata_mpc52xx, pata_mpiix, pata_pcmcia, pata_pdc2027x,
pata_platform, pata_qdi, pata_scc and pata_winbond to new init model.
* init_one()'s now follow more consistent init order
* cs5520 now registers one host with two ports, not two hosts. If any
of the two ports are disabled, it's made dummy as other drivers do.
Tested pdc_adma and pata_legacy. Both are as broken as before. The
rest are compile tested only.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 10:44:08 -04:00
|
|
|
static long pdc_detect_pll_input_clock(struct ata_host *host)
|
2006-08-29 18:12:40 -04:00
|
|
|
{
|
libata: convert the remaining PATA drivers to new init model
Convert pdc_adma, pata_cs5520, pata_isapnp, pata_ixp4xx_cf,
pata_legacy, pata_mpc52xx, pata_mpiix, pata_pcmcia, pata_pdc2027x,
pata_platform, pata_qdi, pata_scc and pata_winbond to new init model.
* init_one()'s now follow more consistent init order
* cs5520 now registers one host with two ports, not two hosts. If any
of the two ports are disabled, it's made dummy as other drivers do.
Tested pdc_adma and pata_legacy. Both are as broken as before. The
rest are compile tested only.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 10:44:08 -04:00
|
|
|
void __iomem *mmio_base = host->iomap[PDC_MMIO_BAR];
|
2006-08-29 18:12:40 -04:00
|
|
|
u32 scr;
|
|
|
|
long start_count, end_count;
|
2007-06-26 01:43:15 -04:00
|
|
|
struct timeval start_time, end_time;
|
|
|
|
long pll_clock, usec_elapsed;
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
/* Start the test mode */
|
2007-09-20 10:07:12 -04:00
|
|
|
scr = ioread32(mmio_base + PDC_SYS_CTL);
|
2006-08-29 18:12:40 -04:00
|
|
|
PDPRINTK("scr[%X]\n", scr);
|
2007-09-20 10:07:12 -04:00
|
|
|
iowrite32(scr | (0x01 << 14), mmio_base + PDC_SYS_CTL);
|
|
|
|
ioread32(mmio_base + PDC_SYS_CTL); /* flush */
|
2006-08-29 18:12:40 -04:00
|
|
|
|
pata_pdc2027x: PLL detection fixes
Previously I reported that the pata_pdc2027x PLL detection changes
in kernel 2.6.22 broke the driver on my PowerMac:
>pata_pdc2027x: Invalid PLL input clock 1691742kHz, give up!
This is followed by a number of errors and speed reduction
steps on the affected ports.
There are two bugs in pata_pdc2027x's PLL detection code:
1. The PLL counter's start value is read before the chip is
put in "test mode". Outside of test mode the counter is
halted, and on the PowerMac the counter is zero because
the chip hasn't been initialised by its BIOS.
The fix is to move the read of the start value to after
test mode is started, but before the mdelay() in test mode.
This also improves the precision of the PLL detection.
2. The code to compute the number of PLL decrements during the
mdelay() in test mode fails to consider that the PLL counter
only is 30 bits wide. If there is a wraparound, it will compute
an incorrect and much too large value. On the PowerMac, the
start count is zero, the end count is a large 30-bit value, so
wraparound occurs and an out of bounds PLL clock is detected.
The fix is to mask the (start - end) computation to 30 bits.
While debugging this I also noticed that pdc_read_counter()
reads the two halves of the 30-bit PLL counter as 16-bit values,
and then combines them as if the halves only are 15 bits wide.
To avoid confusion, the halves should be read as 15-bit values.
This patch implements all three changes. It fixes the PLL detection
failure on my PowerMac, and doesn't cause any regressions on an x86
with an identical card.
Signed-off-by: Mikael Pettersson <mikpe@it.uu.se>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-08-18 16:58:53 -04:00
|
|
|
/* Read current counter value */
|
|
|
|
start_count = pdc_read_counter(host);
|
|
|
|
do_gettimeofday(&start_time);
|
|
|
|
|
2006-08-29 18:12:40 -04:00
|
|
|
/* Let the counter run for 100 ms. */
|
|
|
|
mdelay(100);
|
|
|
|
|
|
|
|
/* Read the counter values again */
|
libata: convert the remaining PATA drivers to new init model
Convert pdc_adma, pata_cs5520, pata_isapnp, pata_ixp4xx_cf,
pata_legacy, pata_mpc52xx, pata_mpiix, pata_pcmcia, pata_pdc2027x,
pata_platform, pata_qdi, pata_scc and pata_winbond to new init model.
* init_one()'s now follow more consistent init order
* cs5520 now registers one host with two ports, not two hosts. If any
of the two ports are disabled, it's made dummy as other drivers do.
Tested pdc_adma and pata_legacy. Both are as broken as before. The
rest are compile tested only.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 10:44:08 -04:00
|
|
|
end_count = pdc_read_counter(host);
|
2007-06-26 01:43:15 -04:00
|
|
|
do_gettimeofday(&end_time);
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
/* Stop the test mode */
|
2007-09-20 10:07:12 -04:00
|
|
|
scr = ioread32(mmio_base + PDC_SYS_CTL);
|
2006-08-29 18:12:40 -04:00
|
|
|
PDPRINTK("scr[%X]\n", scr);
|
2007-09-20 10:07:12 -04:00
|
|
|
iowrite32(scr & ~(0x01 << 14), mmio_base + PDC_SYS_CTL);
|
|
|
|
ioread32(mmio_base + PDC_SYS_CTL); /* flush */
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
/* calculate the input clock in Hz */
|
2007-06-26 01:43:15 -04:00
|
|
|
usec_elapsed = (end_time.tv_sec - start_time.tv_sec) * 1000000 +
|
|
|
|
(end_time.tv_usec - start_time.tv_usec);
|
|
|
|
|
pata_pdc2027x: PLL detection fixes
Previously I reported that the pata_pdc2027x PLL detection changes
in kernel 2.6.22 broke the driver on my PowerMac:
>pata_pdc2027x: Invalid PLL input clock 1691742kHz, give up!
This is followed by a number of errors and speed reduction
steps on the affected ports.
There are two bugs in pata_pdc2027x's PLL detection code:
1. The PLL counter's start value is read before the chip is
put in "test mode". Outside of test mode the counter is
halted, and on the PowerMac the counter is zero because
the chip hasn't been initialised by its BIOS.
The fix is to move the read of the start value to after
test mode is started, but before the mdelay() in test mode.
This also improves the precision of the PLL detection.
2. The code to compute the number of PLL decrements during the
mdelay() in test mode fails to consider that the PLL counter
only is 30 bits wide. If there is a wraparound, it will compute
an incorrect and much too large value. On the PowerMac, the
start count is zero, the end count is a large 30-bit value, so
wraparound occurs and an out of bounds PLL clock is detected.
The fix is to mask the (start - end) computation to 30 bits.
While debugging this I also noticed that pdc_read_counter()
reads the two halves of the 30-bit PLL counter as 16-bit values,
and then combines them as if the halves only are 15 bits wide.
To avoid confusion, the halves should be read as 15-bit values.
This patch implements all three changes. It fixes the PLL detection
failure on my PowerMac, and doesn't cause any regressions on an x86
with an identical card.
Signed-off-by: Mikael Pettersson <mikpe@it.uu.se>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-08-18 16:58:53 -04:00
|
|
|
pll_clock = ((start_count - end_count) & 0x3fffffff) / 100 *
|
2007-06-26 01:43:15 -04:00
|
|
|
(100000000 / usec_elapsed);
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
PDPRINTK("start[%ld] end[%ld] \n", start_count, end_count);
|
|
|
|
PDPRINTK("PLL input clock[%ld]Hz\n", pll_clock);
|
|
|
|
|
|
|
|
return pll_clock;
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* pdc_hardware_init - Initialize the hardware.
|
libata: convert the remaining PATA drivers to new init model
Convert pdc_adma, pata_cs5520, pata_isapnp, pata_ixp4xx_cf,
pata_legacy, pata_mpc52xx, pata_mpiix, pata_pcmcia, pata_pdc2027x,
pata_platform, pata_qdi, pata_scc and pata_winbond to new init model.
* init_one()'s now follow more consistent init order
* cs5520 now registers one host with two ports, not two hosts. If any
of the two ports are disabled, it's made dummy as other drivers do.
Tested pdc_adma and pata_legacy. Both are as broken as before. The
rest are compile tested only.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 10:44:08 -04:00
|
|
|
* @host: target ATA host
|
|
|
|
* @board_idx: board identifier
|
2006-08-29 18:12:40 -04:00
|
|
|
*/
|
libata: convert the remaining PATA drivers to new init model
Convert pdc_adma, pata_cs5520, pata_isapnp, pata_ixp4xx_cf,
pata_legacy, pata_mpc52xx, pata_mpiix, pata_pcmcia, pata_pdc2027x,
pata_platform, pata_qdi, pata_scc and pata_winbond to new init model.
* init_one()'s now follow more consistent init order
* cs5520 now registers one host with two ports, not two hosts. If any
of the two ports are disabled, it's made dummy as other drivers do.
Tested pdc_adma and pata_legacy. Both are as broken as before. The
rest are compile tested only.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 10:44:08 -04:00
|
|
|
static int pdc_hardware_init(struct ata_host *host, unsigned int board_idx)
|
2006-08-29 18:12:40 -04:00
|
|
|
{
|
|
|
|
long pll_clock;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Detect PLL input clock rate.
|
|
|
|
* On some system, where PCI bus is running at non-standard clock rate.
|
|
|
|
* Ex. 25MHz or 40MHz, we have to adjust the cycle_time.
|
|
|
|
* The pdc20275 controller employs PLL circuit to help correct timing registers setting.
|
|
|
|
*/
|
libata: convert the remaining PATA drivers to new init model
Convert pdc_adma, pata_cs5520, pata_isapnp, pata_ixp4xx_cf,
pata_legacy, pata_mpc52xx, pata_mpiix, pata_pcmcia, pata_pdc2027x,
pata_platform, pata_qdi, pata_scc and pata_winbond to new init model.
* init_one()'s now follow more consistent init order
* cs5520 now registers one host with two ports, not two hosts. If any
of the two ports are disabled, it's made dummy as other drivers do.
Tested pdc_adma and pata_legacy. Both are as broken as before. The
rest are compile tested only.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 10:44:08 -04:00
|
|
|
pll_clock = pdc_detect_pll_input_clock(host);
|
2006-08-29 18:12:40 -04:00
|
|
|
|
libata: convert the remaining PATA drivers to new init model
Convert pdc_adma, pata_cs5520, pata_isapnp, pata_ixp4xx_cf,
pata_legacy, pata_mpc52xx, pata_mpiix, pata_pcmcia, pata_pdc2027x,
pata_platform, pata_qdi, pata_scc and pata_winbond to new init model.
* init_one()'s now follow more consistent init order
* cs5520 now registers one host with two ports, not two hosts. If any
of the two ports are disabled, it's made dummy as other drivers do.
Tested pdc_adma and pata_legacy. Both are as broken as before. The
rest are compile tested only.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 10:44:08 -04:00
|
|
|
dev_printk(KERN_INFO, host->dev, "PLL input clock %ld kHz\n", pll_clock/1000);
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
/* Adjust PLL control register */
|
libata: convert the remaining PATA drivers to new init model
Convert pdc_adma, pata_cs5520, pata_isapnp, pata_ixp4xx_cf,
pata_legacy, pata_mpc52xx, pata_mpiix, pata_pcmcia, pata_pdc2027x,
pata_platform, pata_qdi, pata_scc and pata_winbond to new init model.
* init_one()'s now follow more consistent init order
* cs5520 now registers one host with two ports, not two hosts. If any
of the two ports are disabled, it's made dummy as other drivers do.
Tested pdc_adma and pata_legacy. Both are as broken as before. The
rest are compile tested only.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 10:44:08 -04:00
|
|
|
pdc_adjust_pll(host, pll_clock, board_idx);
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* pdc_ata_setup_port - setup the mmio address
|
|
|
|
* @port: ata ioports to setup
|
|
|
|
* @base: base address
|
|
|
|
*/
|
2007-02-01 01:06:36 -05:00
|
|
|
static void pdc_ata_setup_port(struct ata_ioports *port, void __iomem *base)
|
2006-08-29 18:12:40 -04:00
|
|
|
{
|
|
|
|
port->cmd_addr =
|
|
|
|
port->data_addr = base;
|
|
|
|
port->feature_addr =
|
|
|
|
port->error_addr = base + 0x05;
|
|
|
|
port->nsect_addr = base + 0x0a;
|
|
|
|
port->lbal_addr = base + 0x0f;
|
|
|
|
port->lbam_addr = base + 0x10;
|
|
|
|
port->lbah_addr = base + 0x15;
|
|
|
|
port->device_addr = base + 0x1a;
|
|
|
|
port->command_addr =
|
|
|
|
port->status_addr = base + 0x1f;
|
|
|
|
port->altstatus_addr =
|
|
|
|
port->ctl_addr = base + 0x81a;
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* pdc2027x_init_one - PCI probe function
|
|
|
|
* Called when an instance of PCI adapter is inserted.
|
|
|
|
* This function checks whether the hardware is supported,
|
|
|
|
* initialize hardware and register an instance of ata_host to
|
libata: convert the remaining PATA drivers to new init model
Convert pdc_adma, pata_cs5520, pata_isapnp, pata_ixp4xx_cf,
pata_legacy, pata_mpc52xx, pata_mpiix, pata_pcmcia, pata_pdc2027x,
pata_platform, pata_qdi, pata_scc and pata_winbond to new init model.
* init_one()'s now follow more consistent init order
* cs5520 now registers one host with two ports, not two hosts. If any
of the two ports are disabled, it's made dummy as other drivers do.
Tested pdc_adma and pata_legacy. Both are as broken as before. The
rest are compile tested only.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 10:44:08 -04:00
|
|
|
* libata. (implements struct pci_driver.probe() )
|
2006-08-29 18:12:40 -04:00
|
|
|
*
|
|
|
|
* @pdev: instance of pci_dev found
|
|
|
|
* @ent: matching entry in the id_tbl[]
|
|
|
|
*/
|
|
|
|
static int __devinit pdc2027x_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
|
|
|
|
{
|
|
|
|
static int printed_version;
|
2007-08-18 00:14:55 -04:00
|
|
|
static const unsigned long cmd_offset[] = { 0x17c0, 0x15c0 };
|
|
|
|
static const unsigned long bmdma_offset[] = { 0x1000, 0x1008 };
|
2006-08-29 18:12:40 -04:00
|
|
|
unsigned int board_idx = (unsigned int) ent->driver_data;
|
libata: convert the remaining PATA drivers to new init model
Convert pdc_adma, pata_cs5520, pata_isapnp, pata_ixp4xx_cf,
pata_legacy, pata_mpc52xx, pata_mpiix, pata_pcmcia, pata_pdc2027x,
pata_platform, pata_qdi, pata_scc and pata_winbond to new init model.
* init_one()'s now follow more consistent init order
* cs5520 now registers one host with two ports, not two hosts. If any
of the two ports are disabled, it's made dummy as other drivers do.
Tested pdc_adma and pata_legacy. Both are as broken as before. The
rest are compile tested only.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 10:44:08 -04:00
|
|
|
const struct ata_port_info *ppi[] =
|
|
|
|
{ &pdc2027x_port_info[board_idx], NULL };
|
|
|
|
struct ata_host *host;
|
2006-09-24 21:57:57 -04:00
|
|
|
void __iomem *mmio_base;
|
2007-08-18 00:14:55 -04:00
|
|
|
int i, rc;
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
if (!printed_version++)
|
|
|
|
dev_printk(KERN_DEBUG, &pdev->dev, "version " DRV_VERSION "\n");
|
|
|
|
|
libata: convert the remaining PATA drivers to new init model
Convert pdc_adma, pata_cs5520, pata_isapnp, pata_ixp4xx_cf,
pata_legacy, pata_mpc52xx, pata_mpiix, pata_pcmcia, pata_pdc2027x,
pata_platform, pata_qdi, pata_scc and pata_winbond to new init model.
* init_one()'s now follow more consistent init order
* cs5520 now registers one host with two ports, not two hosts. If any
of the two ports are disabled, it's made dummy as other drivers do.
Tested pdc_adma and pata_legacy. Both are as broken as before. The
rest are compile tested only.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 10:44:08 -04:00
|
|
|
/* alloc host */
|
|
|
|
host = ata_host_alloc_pinfo(&pdev->dev, ppi, 2);
|
|
|
|
if (!host)
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
|
|
/* acquire resources and fill host */
|
2007-01-20 02:00:28 -05:00
|
|
|
rc = pcim_enable_device(pdev);
|
2006-08-29 18:12:40 -04:00
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
|
2007-02-01 01:06:36 -05:00
|
|
|
rc = pcim_iomap_regions(pdev, 1 << PDC_MMIO_BAR, DRV_NAME);
|
2006-08-29 18:12:40 -04:00
|
|
|
if (rc)
|
2007-01-20 02:00:28 -05:00
|
|
|
return rc;
|
libata: convert the remaining PATA drivers to new init model
Convert pdc_adma, pata_cs5520, pata_isapnp, pata_ixp4xx_cf,
pata_legacy, pata_mpc52xx, pata_mpiix, pata_pcmcia, pata_pdc2027x,
pata_platform, pata_qdi, pata_scc and pata_winbond to new init model.
* init_one()'s now follow more consistent init order
* cs5520 now registers one host with two ports, not two hosts. If any
of the two ports are disabled, it's made dummy as other drivers do.
Tested pdc_adma and pata_legacy. Both are as broken as before. The
rest are compile tested only.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 10:44:08 -04:00
|
|
|
host->iomap = pcim_iomap_table(pdev);
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
rc = pci_set_dma_mask(pdev, ATA_DMA_MASK);
|
|
|
|
if (rc)
|
2007-01-20 02:00:28 -05:00
|
|
|
return rc;
|
2006-08-29 18:12:40 -04:00
|
|
|
|
|
|
|
rc = pci_set_consistent_dma_mask(pdev, ATA_DMA_MASK);
|
|
|
|
if (rc)
|
2007-01-20 02:00:28 -05:00
|
|
|
return rc;
|
2006-08-29 18:12:40 -04:00
|
|
|
|
libata: convert the remaining PATA drivers to new init model
Convert pdc_adma, pata_cs5520, pata_isapnp, pata_ixp4xx_cf,
pata_legacy, pata_mpc52xx, pata_mpiix, pata_pcmcia, pata_pdc2027x,
pata_platform, pata_qdi, pata_scc and pata_winbond to new init model.
* init_one()'s now follow more consistent init order
* cs5520 now registers one host with two ports, not two hosts. If any
of the two ports are disabled, it's made dummy as other drivers do.
Tested pdc_adma and pata_legacy. Both are as broken as before. The
rest are compile tested only.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 10:44:08 -04:00
|
|
|
mmio_base = host->iomap[PDC_MMIO_BAR];
|
2006-08-29 18:12:40 -04:00
|
|
|
|
2007-08-18 00:14:55 -04:00
|
|
|
for (i = 0; i < 2; i++) {
|
|
|
|
struct ata_port *ap = host->ports[i];
|
|
|
|
|
|
|
|
pdc_ata_setup_port(&ap->ioaddr, mmio_base + cmd_offset[i]);
|
|
|
|
ap->ioaddr.bmdma_addr = mmio_base + bmdma_offset[i];
|
|
|
|
|
|
|
|
ata_port_pbar_desc(ap, PDC_MMIO_BAR, -1, "mmio");
|
|
|
|
ata_port_pbar_desc(ap, PDC_MMIO_BAR, cmd_offset[i], "cmd");
|
|
|
|
}
|
2007-02-01 01:06:36 -05:00
|
|
|
|
2006-08-29 18:12:40 -04:00
|
|
|
//pci_enable_intx(pdev);
|
|
|
|
|
|
|
|
/* initialize adapter */
|
libata: convert the remaining PATA drivers to new init model
Convert pdc_adma, pata_cs5520, pata_isapnp, pata_ixp4xx_cf,
pata_legacy, pata_mpc52xx, pata_mpiix, pata_pcmcia, pata_pdc2027x,
pata_platform, pata_qdi, pata_scc and pata_winbond to new init model.
* init_one()'s now follow more consistent init order
* cs5520 now registers one host with two ports, not two hosts. If any
of the two ports are disabled, it's made dummy as other drivers do.
Tested pdc_adma and pata_legacy. Both are as broken as before. The
rest are compile tested only.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 10:44:08 -04:00
|
|
|
if (pdc_hardware_init(host, board_idx) != 0)
|
2007-01-20 02:00:28 -05:00
|
|
|
return -EIO;
|
2006-08-29 18:12:40 -04:00
|
|
|
|
libata: convert the remaining PATA drivers to new init model
Convert pdc_adma, pata_cs5520, pata_isapnp, pata_ixp4xx_cf,
pata_legacy, pata_mpc52xx, pata_mpiix, pata_pcmcia, pata_pdc2027x,
pata_platform, pata_qdi, pata_scc and pata_winbond to new init model.
* init_one()'s now follow more consistent init order
* cs5520 now registers one host with two ports, not two hosts. If any
of the two ports are disabled, it's made dummy as other drivers do.
Tested pdc_adma and pata_legacy. Both are as broken as before. The
rest are compile tested only.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 10:44:08 -04:00
|
|
|
pci_set_master(pdev);
|
|
|
|
return ata_host_activate(host, pdev->irq, ata_interrupt, IRQF_SHARED,
|
|
|
|
&pdc2027x_sht);
|
2006-08-29 18:12:40 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* pdc2027x_init - Called after this module is loaded into the kernel.
|
|
|
|
*/
|
|
|
|
static int __init pdc2027x_init(void)
|
|
|
|
{
|
2006-10-10 17:29:24 -04:00
|
|
|
return pci_register_driver(&pdc2027x_pci_driver);
|
2006-08-29 18:12:40 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* pdc2027x_exit - Called before this module unloaded from the kernel
|
|
|
|
*/
|
|
|
|
static void __exit pdc2027x_exit(void)
|
|
|
|
{
|
|
|
|
pci_unregister_driver(&pdc2027x_pci_driver);
|
|
|
|
}
|
|
|
|
|
|
|
|
module_init(pdc2027x_init);
|
|
|
|
module_exit(pdc2027x_exit);
|