2005-06-22 19:43:37 -04:00
|
|
|
/*
|
2005-10-31 20:08:37 -05:00
|
|
|
* linux/arch/powerpc/platforms/cell/cell_setup.c
|
2005-06-22 19:43:37 -04:00
|
|
|
*
|
|
|
|
* Copyright (C) 1995 Linus Torvalds
|
|
|
|
* Adapted from 'alpha' version by Gary Thomas
|
|
|
|
* Modified by Cort Dougan (cort@cs.nmt.edu)
|
|
|
|
* Modified by PPC64 Team, IBM Corp
|
2005-10-31 20:08:37 -05:00
|
|
|
* Modified by Cell Team, IBM Deutschland Entwicklung GmbH
|
2005-06-22 19:43:37 -04:00
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License
|
|
|
|
* as published by the Free Software Foundation; either version
|
|
|
|
* 2 of the License, or (at your option) any later version.
|
|
|
|
*/
|
|
|
|
#undef DEBUG
|
|
|
|
|
|
|
|
#include <linux/config.h>
|
|
|
|
#include <linux/sched.h>
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/mm.h>
|
|
|
|
#include <linux/stddef.h>
|
|
|
|
#include <linux/unistd.h>
|
|
|
|
#include <linux/slab.h>
|
|
|
|
#include <linux/user.h>
|
|
|
|
#include <linux/reboot.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/delay.h>
|
|
|
|
#include <linux/irq.h>
|
|
|
|
#include <linux/seq_file.h>
|
|
|
|
#include <linux/root_dev.h>
|
|
|
|
#include <linux/console.h>
|
|
|
|
|
|
|
|
#include <asm/mmu.h>
|
|
|
|
#include <asm/processor.h>
|
|
|
|
#include <asm/io.h>
|
|
|
|
#include <asm/pgtable.h>
|
|
|
|
#include <asm/prom.h>
|
|
|
|
#include <asm/rtas.h>
|
|
|
|
#include <asm/pci-bridge.h>
|
|
|
|
#include <asm/iommu.h>
|
|
|
|
#include <asm/dma.h>
|
|
|
|
#include <asm/machdep.h>
|
|
|
|
#include <asm/time.h>
|
|
|
|
#include <asm/nvram.h>
|
|
|
|
#include <asm/cputable.h>
|
2005-09-27 12:50:25 -04:00
|
|
|
#include <asm/ppc-pci.h>
|
2005-10-10 08:50:37 -04:00
|
|
|
#include <asm/irq.h>
|
2005-06-22 19:43:37 -04:00
|
|
|
|
2005-10-31 20:08:37 -05:00
|
|
|
#include "interrupt.h"
|
|
|
|
#include "iommu.h"
|
2005-06-22 19:43:37 -04:00
|
|
|
|
|
|
|
#ifdef DEBUG
|
|
|
|
#define DBG(fmt...) udbg_printf(fmt)
|
|
|
|
#else
|
|
|
|
#define DBG(fmt...)
|
|
|
|
#endif
|
|
|
|
|
2005-10-31 20:08:37 -05:00
|
|
|
void cell_show_cpuinfo(struct seq_file *m)
|
2005-06-22 19:43:37 -04:00
|
|
|
{
|
|
|
|
struct device_node *root;
|
|
|
|
const char *model = "";
|
|
|
|
|
|
|
|
root = of_find_node_by_path("/");
|
|
|
|
if (root)
|
|
|
|
model = get_property(root, "model", NULL);
|
2005-10-31 20:08:37 -05:00
|
|
|
seq_printf(m, "machine\t\t: CHRP %s\n", model);
|
2005-06-22 19:43:37 -04:00
|
|
|
of_node_put(root);
|
|
|
|
}
|
|
|
|
|
2005-10-31 20:08:37 -05:00
|
|
|
static void cell_progress(char *s, unsigned short hex)
|
2005-06-22 19:43:37 -04:00
|
|
|
{
|
|
|
|
printk("*** %04x : %s\n", hex, s ? s : "");
|
|
|
|
}
|
|
|
|
|
2005-10-31 20:08:37 -05:00
|
|
|
static void __init cell_setup_arch(void)
|
2005-06-22 19:43:37 -04:00
|
|
|
{
|
2005-06-22 19:43:43 -04:00
|
|
|
ppc_md.init_IRQ = iic_init_IRQ;
|
|
|
|
ppc_md.get_irq = iic_get_irq;
|
|
|
|
|
2005-06-22 19:43:37 -04:00
|
|
|
#ifdef CONFIG_SMP
|
2005-10-31 20:08:37 -05:00
|
|
|
smp_init_cell();
|
2005-06-22 19:43:37 -04:00
|
|
|
#endif
|
|
|
|
|
|
|
|
/* init to some ~sane value until calibrate_delay() runs */
|
|
|
|
loops_per_jiffy = 50000000;
|
|
|
|
|
|
|
|
if (ROOT_DEV == 0) {
|
|
|
|
printk("No ramdisk, default root is /dev/hda2\n");
|
|
|
|
ROOT_DEV = Root_HDA2;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Find and initialize PCI host bridges */
|
|
|
|
init_pci_config_tokens();
|
|
|
|
find_and_init_phbs();
|
2005-06-22 19:43:43 -04:00
|
|
|
spider_init_IRQ();
|
2005-06-22 19:43:37 -04:00
|
|
|
#ifdef CONFIG_DUMMY_CONSOLE
|
|
|
|
conswitchp = &dummy_con;
|
|
|
|
#endif
|
|
|
|
|
2005-10-31 20:08:37 -05:00
|
|
|
mmio_nvram_init();
|
2005-06-22 19:43:37 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Early initialization. Relocation is on but do not reference unbolted pages
|
|
|
|
*/
|
2005-10-31 20:08:37 -05:00
|
|
|
static void __init cell_init_early(void)
|
2005-06-22 19:43:37 -04:00
|
|
|
{
|
2005-10-31 20:08:37 -05:00
|
|
|
DBG(" -> cell_init_early()\n");
|
2005-06-22 19:43:37 -04:00
|
|
|
|
|
|
|
hpte_init_native();
|
|
|
|
|
2005-10-31 20:08:37 -05:00
|
|
|
cell_init_iommu();
|
2005-06-22 19:43:37 -04:00
|
|
|
|
2005-10-31 20:08:37 -05:00
|
|
|
ppc64_interrupt_controller = IC_CELL_PIC;
|
2005-06-22 19:43:37 -04:00
|
|
|
|
2005-10-31 20:08:37 -05:00
|
|
|
DBG(" <- cell_init_early()\n");
|
2005-06-22 19:43:37 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
|
2005-10-31 20:08:37 -05:00
|
|
|
static int __init cell_probe(int platform)
|
2005-06-22 19:43:37 -04:00
|
|
|
{
|
2005-10-31 20:08:37 -05:00
|
|
|
if (platform != PLATFORM_CELL)
|
2005-06-22 19:43:37 -04:00
|
|
|
return 0;
|
|
|
|
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
|
2005-10-31 20:08:37 -05:00
|
|
|
struct machdep_calls __initdata cell_md = {
|
|
|
|
.probe = cell_probe,
|
|
|
|
.setup_arch = cell_setup_arch,
|
|
|
|
.init_early = cell_init_early,
|
|
|
|
.show_cpuinfo = cell_show_cpuinfo,
|
2005-06-22 19:43:37 -04:00
|
|
|
.restart = rtas_restart,
|
|
|
|
.power_off = rtas_power_off,
|
|
|
|
.halt = rtas_halt,
|
|
|
|
.get_boot_time = rtas_get_boot_time,
|
|
|
|
.get_rtc_time = rtas_get_rtc_time,
|
|
|
|
.set_rtc_time = rtas_set_rtc_time,
|
|
|
|
.calibrate_decr = generic_calibrate_decr,
|
2005-10-31 20:08:37 -05:00
|
|
|
.progress = cell_progress,
|
2005-06-22 19:43:37 -04:00
|
|
|
};
|