lisa/android_kernel_xiaomi_sm8350
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

msm: vidc: Update all height and width alignment to 16

Browse Source 
Updated corresponding variables of size_vpss_lb
to align height to 16. This is needed to fix internal buffer mismatch
of H264 decoder with firmware which was caused due to height alignment
to 8. Also updated SIZE_VP9D_LB_FE_TOP_DATA, SIZE_VP9D_LB_PE_TOP_DATA
and SIZE_VP9D_LB_VSP_TOP macros width alignment to 16 from 8.

Change-Id: I308a64ec69ac2a63fae9a9481652119f55834cae
Signed-off-by: Akshata Sahukar <asahukar@codeaurora.org>
This commit is contained in:
Akshata Sahukar 2019-06-13 18:49:57 -07:00
parent 82b121236b
commit 82b6884d19
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
msm/vidc/msm_vidc_buffer_calculations.c
View File

@ -207,15 +207,15 @@
#define SIZE_VP8D_LB_FE_TOP_DATA(width, height) \
((ALIGN(width, 16) + 8) * 10 * 2)
#define SIZE_VP9D_LB_FE_TOP_DATA(width, height) \
((ALIGN(ALIGN(width, 8), 64) + 8) * 10 * 2)
((ALIGN(ALIGN(width, 16), 64) + 8) * 10 * 2)
#define SIZE_VP8D_LB_PE_TOP_DATA(width, height) \
((ALIGN(width, 16) >> 4) * 64)
#define SIZE_VP9D_LB_PE_TOP_DATA(width, height) \
((ALIGN(ALIGN(width, 8), 64) >> 6) * 176)
((ALIGN(ALIGN(width, 16), 64) >> 6) * 176)
#define SIZE_VP8D_LB_VSP_TOP(width, height) \
(((ALIGN(width, 16) >> 4) * 64 / 2) + 256)
#define SIZE_VP9D_LB_VSP_TOP(width, height) \
(((ALIGN(ALIGN(width, 8), 64) >> 6) * 64 * 8) + 256)
(((ALIGN(ALIGN(width, 16), 64) >> 6) * 64 * 8) + 256)
#define HFI_IRIS2_VP9D_COMV_SIZE \
@ -967,10 +967,10 @@ static inline u32 size_vpss_lb(u32 width, u32 height)
opb_wr_top_line_luma_buf_size = ALIGN(opb_wr_top_line_luma_buf_size,
VENUS_DMA_ALIGNMENT) + (MAX_TILE_COLUMNS - 1) * 256;
opb_wr_top_line_luma_buf_size = max(opb_wr_top_line_luma_buf_size,
(32 * ALIGN(height, 8)));
(32 * ALIGN(height, 16)));
opb_wr_top_line_chroma_buf_size = opb_wr_top_line_luma_buf_size;
opb_lb_wr_llb_uv_buffer_size = opb_lb_wr_llb_y_buffer_size =
ALIGN((ALIGN(height, 8) / 2) *
ALIGN((ALIGN(height, 16) / 2) *
64, BUFFER_ALIGNMENT_SIZE(32));
size = NUM_OF_VPP_PIPES * 2 * (vpss_4tap_top_buffer_size +
vpss_div2_top_buffer_size) +