lisa/android_kernel_xiaomi_sm8350
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
976,823 Commits 2 Branches 0 Tags 5.2 GiB
15
Commit Graph

5 Commits

Author SHA1 Message Date
Raghavendra Rao Ananta
97a29ab161 soc: qcom: llcc-lahaina: Disable 'retain on PC' for Audio 
Disable the retain on PC for Audio's slice-id.

Change-Id: Ia75a692da2455e3d6afcaeccc6f045683e2ca7ee
Signed-off-by: Raghavendra Rao Ananta <rananta@codeaurora.org>
 2020-09-23 12:19:07 -07:00
Raghavendra Rao Ananta
3b821d8442 soc: qcom: llcc: Add support for CPU TLB System Cache Id 
Enable the CPU TLB System Cache Id by adding CPUHWT entry
to the Lahaina's LLCC SCT list and move the priority of
LCC_DISP to 2.

Change-Id: I0184d4f997961782d51ed98c18e19e3bbc67759a
Signed-off-by: Raghavendra Rao Ananta <rananta@codeaurora.org>
 2020-08-04 21:37:11 -07:00
Jeevan Shriram
2b5ddb5e27 drivers: soc: qcom: update sct table for LLCC on lahaina 
Update the LLCC SCT table for Lahaina for clients to request slices from
system cache.

Change-Id: I6132b0528ca19930143241904eae24e3435fbf6f
Signed-off-by: Jeevan Shriram <jshriram@codeaurora.org>
 2020-06-08 05:01:21 -07:00
Raghavendra Rao Ananta
9b8214e062 drivers: llcc-lahaina: Update the SCT table for MMUHWT 
Update the bonus ways for the MMUHWT entry of the SCT table
as per the new configuration.

Change-Id: I144290b7b0c1e5781842d1034d5084566a180df6
Signed-off-by: Raghavendra Rao Ananta <rananta@codeaurora.org>
 2019-09-19 14:00:34 -07:00
Raghavendra Rao Ananta
72e9584e19 drivers: llcc: Add LLCC driver for Lahaina 
Add Last Level Cache Controller (LLCC) driver for Lahaina platform.

Change-Id: I4217c96287059a2621dc17c749381d5db16220d0
Signed-off-by: Raghavendra Rao Ananta <rananta@codeaurora.org>
 2019-07-25 17:48:01 -07:00