Add support for the consumer to be able to set/reset the GPU_CC_FREQUENCY_LIMITER_IRQ_CLEAR register as an when required on BLAIR and HOLI platforms. Change-Id: I0d041066e36c0152fdcc8e306367aebdc5fd6283 Signed-off-by: Taniya Das <quic_tdas@quicinc.com> |
||
---|---|---|
.. | ||
arm | ||
bus | ||
clk | ||
clock | ||
display | ||
dma | ||
firmware/imx | ||
gce | ||
gpio | ||
i2c | ||
iio | ||
input | ||
interconnect | ||
interrupt-controller | ||
leds | ||
mailbox | ||
media | ||
memory | ||
mfd | ||
mips | ||
msm | ||
mux | ||
net | ||
phy | ||
pinctrl | ||
power | ||
pwm | ||
regulator | ||
reset | ||
reset-controller | ||
soc | ||
sound | ||
spmi | ||
thermal | ||
usb |