02edff59c9
Add 8548 CDS PCI express controller node and PCI-X device node. The current dts file is suitable for 8548 Rev 2.0 board with Arcadia 3.1. This kind of board combination is the most popular. Used the following compatible properties: PCI "fsl,mpc8540-pci" PCI-X: "fsl,mpc8540-pcix" PCIe: "fsl,mpc8548-pcie" Signed-off-by: Roy Zang <tie-fei.zang@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
350 lines
8.0 KiB
Plaintext
350 lines
8.0 KiB
Plaintext
/*
|
|
* MPC8548 CDS Device Tree Source
|
|
*
|
|
* Copyright 2006 Freescale Semiconductor Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*/
|
|
|
|
|
|
/ {
|
|
model = "MPC8548CDS";
|
|
compatible = "MPC8548CDS", "MPC85xxCDS";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
PowerPC,8548@0 {
|
|
device_type = "cpu";
|
|
reg = <0>;
|
|
d-cache-line-size = <20>; // 32 bytes
|
|
i-cache-line-size = <20>; // 32 bytes
|
|
d-cache-size = <8000>; // L1, 32K
|
|
i-cache-size = <8000>; // L1, 32K
|
|
timebase-frequency = <0>; // 33 MHz, from uboot
|
|
bus-frequency = <0>; // 166 MHz
|
|
clock-frequency = <0>; // 825 MHz, from uboot
|
|
32-bit;
|
|
};
|
|
};
|
|
|
|
memory {
|
|
device_type = "memory";
|
|
reg = <00000000 08000000>; // 128M at 0x0
|
|
};
|
|
|
|
soc8548@e0000000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
#interrupt-cells = <2>;
|
|
device_type = "soc";
|
|
ranges = <0 e0000000 00100000>;
|
|
reg = <e0000000 00100000>; // CCSRBAR 1M
|
|
bus-frequency = <0>;
|
|
|
|
memory-controller@2000 {
|
|
compatible = "fsl,8548-memory-controller";
|
|
reg = <2000 1000>;
|
|
interrupt-parent = <&mpic>;
|
|
interrupts = <12 2>;
|
|
};
|
|
|
|
l2-cache-controller@20000 {
|
|
compatible = "fsl,8548-l2-cache-controller";
|
|
reg = <20000 1000>;
|
|
cache-line-size = <20>; // 32 bytes
|
|
cache-size = <80000>; // L2, 512K
|
|
interrupt-parent = <&mpic>;
|
|
interrupts = <10 2>;
|
|
};
|
|
|
|
i2c@3000 {
|
|
device_type = "i2c";
|
|
compatible = "fsl-i2c";
|
|
reg = <3000 100>;
|
|
interrupts = <2b 2>;
|
|
interrupt-parent = <&mpic>;
|
|
dfsrr;
|
|
};
|
|
|
|
mdio@24520 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
device_type = "mdio";
|
|
compatible = "gianfar";
|
|
reg = <24520 20>;
|
|
phy0: ethernet-phy@0 {
|
|
interrupt-parent = <&mpic>;
|
|
interrupts = <5 1>;
|
|
reg = <0>;
|
|
device_type = "ethernet-phy";
|
|
};
|
|
phy1: ethernet-phy@1 {
|
|
interrupt-parent = <&mpic>;
|
|
interrupts = <5 1>;
|
|
reg = <1>;
|
|
device_type = "ethernet-phy";
|
|
};
|
|
phy2: ethernet-phy@2 {
|
|
interrupt-parent = <&mpic>;
|
|
interrupts = <5 1>;
|
|
reg = <2>;
|
|
device_type = "ethernet-phy";
|
|
};
|
|
phy3: ethernet-phy@3 {
|
|
interrupt-parent = <&mpic>;
|
|
interrupts = <5 1>;
|
|
reg = <3>;
|
|
device_type = "ethernet-phy";
|
|
};
|
|
};
|
|
|
|
ethernet@24000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
device_type = "network";
|
|
model = "eTSEC";
|
|
compatible = "gianfar";
|
|
reg = <24000 1000>;
|
|
local-mac-address = [ 00 00 00 00 00 00 ];
|
|
interrupts = <1d 2 1e 2 22 2>;
|
|
interrupt-parent = <&mpic>;
|
|
phy-handle = <&phy0>;
|
|
};
|
|
|
|
ethernet@25000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
device_type = "network";
|
|
model = "eTSEC";
|
|
compatible = "gianfar";
|
|
reg = <25000 1000>;
|
|
local-mac-address = [ 00 00 00 00 00 00 ];
|
|
interrupts = <23 2 24 2 28 2>;
|
|
interrupt-parent = <&mpic>;
|
|
phy-handle = <&phy1>;
|
|
};
|
|
|
|
/* eTSEC 3/4 are currently broken
|
|
ethernet@26000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
device_type = "network";
|
|
model = "eTSEC";
|
|
compatible = "gianfar";
|
|
reg = <26000 1000>;
|
|
local-mac-address = [ 00 00 00 00 00 00 ];
|
|
interrupts = <1f 2 20 2 21 2>;
|
|
interrupt-parent = <&mpic>;
|
|
phy-handle = <&phy2>;
|
|
};
|
|
|
|
ethernet@27000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
device_type = "network";
|
|
model = "eTSEC";
|
|
compatible = "gianfar";
|
|
reg = <27000 1000>;
|
|
local-mac-address = [ 00 00 00 00 00 00 ];
|
|
interrupts = <25 2 26 2 27 2>;
|
|
interrupt-parent = <&mpic>;
|
|
phy-handle = <&phy3>;
|
|
};
|
|
*/
|
|
|
|
serial@4500 {
|
|
device_type = "serial";
|
|
compatible = "ns16550";
|
|
reg = <4500 100>; // reg base, size
|
|
clock-frequency = <0>; // should we fill in in uboot?
|
|
interrupts = <2a 2>;
|
|
interrupt-parent = <&mpic>;
|
|
};
|
|
|
|
serial@4600 {
|
|
device_type = "serial";
|
|
compatible = "ns16550";
|
|
reg = <4600 100>; // reg base, size
|
|
clock-frequency = <0>; // should we fill in in uboot?
|
|
interrupts = <2a 2>;
|
|
interrupt-parent = <&mpic>;
|
|
};
|
|
|
|
global-utilities@e0000 { //global utilities reg
|
|
compatible = "fsl,mpc8548-guts";
|
|
reg = <e0000 1000>;
|
|
fsl,has-rstcr;
|
|
};
|
|
|
|
pci1: pci@8000 {
|
|
interrupt-map-mask = <1f800 0 0 7>;
|
|
interrupt-map = <
|
|
/* IDSEL 0x4 (PCIX Slot 2) */
|
|
02000 0 0 1 &mpic 0 1
|
|
02000 0 0 2 &mpic 1 1
|
|
02000 0 0 3 &mpic 2 1
|
|
02000 0 0 4 &mpic 3 1
|
|
|
|
/* IDSEL 0x5 (PCIX Slot 3) */
|
|
02800 0 0 1 &mpic 1 1
|
|
02800 0 0 2 &mpic 2 1
|
|
02800 0 0 3 &mpic 3 1
|
|
02800 0 0 4 &mpic 0 1
|
|
|
|
/* IDSEL 0x6 (PCIX Slot 4) */
|
|
03000 0 0 1 &mpic 2 1
|
|
03000 0 0 2 &mpic 3 1
|
|
03000 0 0 3 &mpic 0 1
|
|
03000 0 0 4 &mpic 1 1
|
|
|
|
/* IDSEL 0x8 (PCIX Slot 5) */
|
|
04000 0 0 1 &mpic 0 1
|
|
04000 0 0 2 &mpic 1 1
|
|
04000 0 0 3 &mpic 2 1
|
|
04000 0 0 4 &mpic 3 1
|
|
|
|
/* IDSEL 0xC (Tsi310 bridge) */
|
|
06000 0 0 1 &mpic 0 1
|
|
06000 0 0 2 &mpic 1 1
|
|
06000 0 0 3 &mpic 2 1
|
|
06000 0 0 4 &mpic 3 1
|
|
|
|
/* IDSEL 0x14 (Slot 2) */
|
|
0a000 0 0 1 &mpic 0 1
|
|
0a000 0 0 2 &mpic 1 1
|
|
0a000 0 0 3 &mpic 2 1
|
|
0a000 0 0 4 &mpic 3 1
|
|
|
|
/* IDSEL 0x15 (Slot 3) */
|
|
0a800 0 0 1 &mpic 1 1
|
|
0a800 0 0 2 &mpic 2 1
|
|
0a800 0 0 3 &mpic 3 1
|
|
0a800 0 0 4 &mpic 0 1
|
|
|
|
/* IDSEL 0x16 (Slot 4) */
|
|
0b000 0 0 1 &mpic 2 1
|
|
0b000 0 0 2 &mpic 3 1
|
|
0b000 0 0 3 &mpic 0 1
|
|
0b000 0 0 4 &mpic 1 1
|
|
|
|
/* IDSEL 0x18 (Slot 5) */
|
|
0c000 0 0 1 &mpic 0 1
|
|
0c000 0 0 2 &mpic 1 1
|
|
0c000 0 0 3 &mpic 2 1
|
|
0c000 0 0 4 &mpic 3 1
|
|
|
|
/* IDSEL 0x1C (Tsi310 bridge PCI primary) */
|
|
0E000 0 0 1 &mpic 0 1
|
|
0E000 0 0 2 &mpic 1 1
|
|
0E000 0 0 3 &mpic 2 1
|
|
0E000 0 0 4 &mpic 3 1
|
|
|
|
/* bus 1 , idsel 0x2 Tsi310 bridge secondary */
|
|
11000 0 0 1 &mpic 2 1
|
|
11000 0 0 2 &mpic 3 1
|
|
11000 0 0 3 &mpic 0 1
|
|
11000 0 0 4 &mpic 1 1
|
|
|
|
/* VIA chip */
|
|
12000 0 0 1 &mpic 0 1
|
|
12000 0 0 2 &mpic 1 1
|
|
12000 0 0 3 &mpic 2 1
|
|
12000 0 0 4 &mpic 3 1>;
|
|
|
|
interrupt-parent = <&mpic>;
|
|
interrupts = <18 2>;
|
|
bus-range = <0 0>;
|
|
ranges = <02000000 0 80000000 80000000 0 10000000
|
|
01000000 0 00000000 e2000000 0 00800000>;
|
|
clock-frequency = <3f940aa>;
|
|
#interrupt-cells = <1>;
|
|
#size-cells = <2>;
|
|
#address-cells = <3>;
|
|
reg = <8000 1000>;
|
|
compatible = "fsl,mpc8540-pcix", "fsl,mpc8540-pci";
|
|
device_type = "pci";
|
|
|
|
i8259@4 {
|
|
clock-frequency = <0>;
|
|
interrupt-controller;
|
|
device_type = "interrupt-controller";
|
|
reg = <12000 0 0 0 1>;
|
|
#address-cells = <0>;
|
|
#interrupt-cells = <2>;
|
|
built-in;
|
|
compatible = "chrp,iic";
|
|
big-endian;
|
|
interrupts = <1>;
|
|
interrupt-parent = <&pci1>;
|
|
};
|
|
};
|
|
|
|
pci@9000 {
|
|
interrupt-map-mask = <f800 0 0 7>;
|
|
interrupt-map = <
|
|
|
|
/* IDSEL 0x15 */
|
|
a800 0 0 1 &mpic b 1
|
|
a800 0 0 2 &mpic b 1
|
|
a800 0 0 3 &mpic b 1
|
|
a800 0 0 4 &mpic b 1>;
|
|
|
|
interrupt-parent = <&mpic>;
|
|
interrupts = <19 2>;
|
|
bus-range = <0 0>;
|
|
ranges = <02000000 0 90000000 90000000 0 10000000
|
|
01000000 0 00000000 e2800000 0 00800000>;
|
|
clock-frequency = <3f940aa>;
|
|
#interrupt-cells = <1>;
|
|
#size-cells = <2>;
|
|
#address-cells = <3>;
|
|
reg = <9000 1000>;
|
|
compatible = "fsl,mpc8540-pci";
|
|
device_type = "pci";
|
|
};
|
|
/* PCI Express */
|
|
pcie@a000 {
|
|
interrupt-map-mask = <f800 0 0 7>;
|
|
interrupt-map = <
|
|
|
|
/* IDSEL 0x0 (PEX) */
|
|
00000 0 0 1 &mpic 0 1
|
|
00000 0 0 2 &mpic 1 1
|
|
00000 0 0 3 &mpic 2 1
|
|
00000 0 0 4 &mpic 3 1>;
|
|
|
|
interrupt-parent = <&mpic>;
|
|
interrupts = <1a 2>;
|
|
bus-range = <0 ff>;
|
|
ranges = <02000000 0 a0000000 a0000000 0 20000000
|
|
01000000 0 00000000 e3000000 0 08000000>;
|
|
clock-frequency = <1fca055>;
|
|
#interrupt-cells = <1>;
|
|
#size-cells = <2>;
|
|
#address-cells = <3>;
|
|
reg = <a000 1000>;
|
|
compatible = "fsl,mpc8548-pcie";
|
|
device_type = "pci";
|
|
};
|
|
|
|
mpic: pic@40000 {
|
|
clock-frequency = <0>;
|
|
interrupt-controller;
|
|
#address-cells = <0>;
|
|
#interrupt-cells = <2>;
|
|
reg = <40000 40000>;
|
|
built-in;
|
|
compatible = "chrp,open-pic";
|
|
device_type = "open-pic";
|
|
big-endian;
|
|
};
|
|
};
|
|
};
|