521594442c
This fixes a bug caused by changing pointers (viafb_mode, viafb_mode1) assigned by module_param. It reduces driver complexity by not needlessly changing these vars as they are only read once and removing now superfluous code. On unpatched kernels loading viafb with viafb_mode or viafb_mode1 option used and afterwards unloading it results in: kernel BUG at mm/slub.c:2926! invalid opcode: 0000 [#1] PREEMPT last sysfs file: /sys/devices/virtual/block/loop0/removable Modules linked in: snd_hda_codec_realtek snd_hda_intel snd_hda_codec snd_hwdep snd_pcm rtl8187 snd_timer eeprom_93cx6 mmc_block snd soundcore via_sdmmc fb snd_page_alloc i2c_algo_bit i2c_viapro ehci_hcd uhci_hcd cfbcopyarea mmc_core cfbimgblt cfbfillrect video output [last unloaded: viafb] Pid: 3355, comm: rmmod Not tainted (2.6.31-rc1 #0) EIP: 0060:[<c106a759>] EFLAGS: 00010246 CPU: 0 EIP is at kfree+0x80/0xda EAX: c17c2da0 EBX: dc7edbdc ECX: 0000010f EDX: 00000000 ESI: c102c700 EDI: dc7ed8fa EBP: d703ff2c ESP: d703ff20 DS: 007b ES: 007b FS: 0000 GS: 0033 SS: 0068 Process rmmod (pid: 3355, ti=d703e000 task=db1412c0 task.ti=d703e000) Stack: dc7edbdc 00000014 00000016 d703ff40 c102c700 dc7f45d4 dc7f45d4 00000880 d703ff4c c103e571 00000000 d703ffac c103e751 66616976 da140062 db89ba80 00000328 d702edf8 db89ba80 d703ff9c c105d0f0 00000200 da14f898 00000014 Call Trace: [<c102c700>] ? destroy_params+0x1e/0x2b [<c103e571>] ? free_module+0xa2/0xd7 [<c103e751>] ? sys_delete_module+0x1ab/0x1da [<c105d0f0>] ? do_munmap+0x20a/0x225 [<c10029b4>] ? sysenter_do_call+0x12/0x26 Code: 10 76 7a 8d 87 00 00 00 40 c1 e8 0c c1 e0 05 03 05 1c 87 41 c1 66 83 38 00 79 03 8b 40 0c 8b 10 84 d2 78 12 66 f7 c2 00 c0 75 04 <0f> 0b eb fe e8 6f 5a fe ff eb 47 8b 55 04 8b 58 0c 9c 5e fa 3b EIP: [<c106a759>] kfree+0x80/0xda SS:ESP 0068:d703ff20 This is caused by the current code changing the pointers assigned by module_param. During unload it tries to free the memory the pointers point at which is now part of an internal structure. The patch simply avoids changing the pointers. This is okay as they are read only once during the initialization process. Signed-off-by: Florian Tobias Schandinat <FlorianSchandinat@gmx.de> Cc: Scott Fang <ScottFang@viatech.com.cn> Cc: Joseph Chan <JosephChan@via.com.tw> Signed-off-by: Andrew Morton <akpm@linux-foundation.org> Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
2866 lines
81 KiB
C
2866 lines
81 KiB
C
/*
|
|
* Copyright 1998-2008 VIA Technologies, Inc. All Rights Reserved.
|
|
* Copyright 2001-2008 S3 Graphics, Inc. All Rights Reserved.
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public
|
|
* License as published by the Free Software Foundation;
|
|
* either version 2, or (at your option) any later version.
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTIES OR REPRESENTATIONS; without even
|
|
* the implied warranty of MERCHANTABILITY or FITNESS FOR
|
|
* A PARTICULAR PURPOSE.See the GNU General Public License
|
|
* for more details.
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc.,
|
|
* 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
|
|
*/
|
|
|
|
#include "global.h"
|
|
|
|
static const struct pci_device_id_info pciidlist[] = {
|
|
{PCI_VIA_VENDOR_ID, UNICHROME_CLE266_DID, UNICHROME_CLE266},
|
|
{PCI_VIA_VENDOR_ID, UNICHROME_PM800_DID, UNICHROME_PM800},
|
|
{PCI_VIA_VENDOR_ID, UNICHROME_K400_DID, UNICHROME_K400},
|
|
{PCI_VIA_VENDOR_ID, UNICHROME_K800_DID, UNICHROME_K800},
|
|
{PCI_VIA_VENDOR_ID, UNICHROME_CN700_DID, UNICHROME_CN700},
|
|
{PCI_VIA_VENDOR_ID, UNICHROME_P4M890_DID, UNICHROME_P4M890},
|
|
{PCI_VIA_VENDOR_ID, UNICHROME_K8M890_DID, UNICHROME_K8M890},
|
|
{PCI_VIA_VENDOR_ID, UNICHROME_CX700_DID, UNICHROME_CX700},
|
|
{PCI_VIA_VENDOR_ID, UNICHROME_P4M900_DID, UNICHROME_P4M900},
|
|
{PCI_VIA_VENDOR_ID, UNICHROME_CN750_DID, UNICHROME_CN750},
|
|
{PCI_VIA_VENDOR_ID, UNICHROME_VX800_DID, UNICHROME_VX800},
|
|
{0, 0, 0}
|
|
};
|
|
|
|
struct offset offset_reg = {
|
|
/* IGA1 Offset Register */
|
|
{IGA1_OFFSET_REG_NUM, {{CR13, 0, 7}, {CR35, 5, 7} } },
|
|
/* IGA2 Offset Register */
|
|
{IGA2_OFFSET_REG_NUM, {{CR66, 0, 7}, {CR67, 0, 1} } }
|
|
};
|
|
|
|
static struct pll_map pll_value[] = {
|
|
{CLK_25_175M, CLE266_PLL_25_175M, K800_PLL_25_175M, CX700_25_175M},
|
|
{CLK_29_581M, CLE266_PLL_29_581M, K800_PLL_29_581M, CX700_29_581M},
|
|
{CLK_26_880M, CLE266_PLL_26_880M, K800_PLL_26_880M, CX700_26_880M},
|
|
{CLK_31_490M, CLE266_PLL_31_490M, K800_PLL_31_490M, CX700_31_490M},
|
|
{CLK_31_500M, CLE266_PLL_31_500M, K800_PLL_31_500M, CX700_31_500M},
|
|
{CLK_31_728M, CLE266_PLL_31_728M, K800_PLL_31_728M, CX700_31_728M},
|
|
{CLK_32_668M, CLE266_PLL_32_668M, K800_PLL_32_668M, CX700_32_668M},
|
|
{CLK_36_000M, CLE266_PLL_36_000M, K800_PLL_36_000M, CX700_36_000M},
|
|
{CLK_40_000M, CLE266_PLL_40_000M, K800_PLL_40_000M, CX700_40_000M},
|
|
{CLK_41_291M, CLE266_PLL_41_291M, K800_PLL_41_291M, CX700_41_291M},
|
|
{CLK_43_163M, CLE266_PLL_43_163M, K800_PLL_43_163M, CX700_43_163M},
|
|
{CLK_45_250M, CLE266_PLL_45_250M, K800_PLL_45_250M, CX700_45_250M},
|
|
{CLK_46_000M, CLE266_PLL_46_000M, K800_PLL_46_000M, CX700_46_000M},
|
|
{CLK_46_996M, CLE266_PLL_46_996M, K800_PLL_46_996M, CX700_46_996M},
|
|
{CLK_48_000M, CLE266_PLL_48_000M, K800_PLL_48_000M, CX700_48_000M},
|
|
{CLK_48_875M, CLE266_PLL_48_875M, K800_PLL_48_875M, CX700_48_875M},
|
|
{CLK_49_500M, CLE266_PLL_49_500M, K800_PLL_49_500M, CX700_49_500M},
|
|
{CLK_52_406M, CLE266_PLL_52_406M, K800_PLL_52_406M, CX700_52_406M},
|
|
{CLK_52_977M, CLE266_PLL_52_977M, K800_PLL_52_977M, CX700_52_977M},
|
|
{CLK_56_250M, CLE266_PLL_56_250M, K800_PLL_56_250M, CX700_56_250M},
|
|
{CLK_60_466M, CLE266_PLL_60_466M, K800_PLL_60_466M, CX700_60_466M},
|
|
{CLK_61_500M, CLE266_PLL_61_500M, K800_PLL_61_500M, CX700_61_500M},
|
|
{CLK_65_000M, CLE266_PLL_65_000M, K800_PLL_65_000M, CX700_65_000M},
|
|
{CLK_65_178M, CLE266_PLL_65_178M, K800_PLL_65_178M, CX700_65_178M},
|
|
{CLK_66_750M, CLE266_PLL_66_750M, K800_PLL_66_750M, CX700_66_750M},
|
|
{CLK_68_179M, CLE266_PLL_68_179M, K800_PLL_68_179M, CX700_68_179M},
|
|
{CLK_69_924M, CLE266_PLL_69_924M, K800_PLL_69_924M, CX700_69_924M},
|
|
{CLK_70_159M, CLE266_PLL_70_159M, K800_PLL_70_159M, CX700_70_159M},
|
|
{CLK_72_000M, CLE266_PLL_72_000M, K800_PLL_72_000M, CX700_72_000M},
|
|
{CLK_78_750M, CLE266_PLL_78_750M, K800_PLL_78_750M, CX700_78_750M},
|
|
{CLK_80_136M, CLE266_PLL_80_136M, K800_PLL_80_136M, CX700_80_136M},
|
|
{CLK_83_375M, CLE266_PLL_83_375M, K800_PLL_83_375M, CX700_83_375M},
|
|
{CLK_83_950M, CLE266_PLL_83_950M, K800_PLL_83_950M, CX700_83_950M},
|
|
{CLK_84_750M, CLE266_PLL_84_750M, K800_PLL_84_750M, CX700_84_750M},
|
|
{CLK_85_860M, CLE266_PLL_85_860M, K800_PLL_85_860M, CX700_85_860M},
|
|
{CLK_88_750M, CLE266_PLL_88_750M, K800_PLL_88_750M, CX700_88_750M},
|
|
{CLK_94_500M, CLE266_PLL_94_500M, K800_PLL_94_500M, CX700_94_500M},
|
|
{CLK_97_750M, CLE266_PLL_97_750M, K800_PLL_97_750M, CX700_97_750M},
|
|
{CLK_101_000M, CLE266_PLL_101_000M, K800_PLL_101_000M,
|
|
CX700_101_000M},
|
|
{CLK_106_500M, CLE266_PLL_106_500M, K800_PLL_106_500M,
|
|
CX700_106_500M},
|
|
{CLK_108_000M, CLE266_PLL_108_000M, K800_PLL_108_000M,
|
|
CX700_108_000M},
|
|
{CLK_113_309M, CLE266_PLL_113_309M, K800_PLL_113_309M,
|
|
CX700_113_309M},
|
|
{CLK_118_840M, CLE266_PLL_118_840M, K800_PLL_118_840M,
|
|
CX700_118_840M},
|
|
{CLK_119_000M, CLE266_PLL_119_000M, K800_PLL_119_000M,
|
|
CX700_119_000M},
|
|
{CLK_121_750M, CLE266_PLL_121_750M, K800_PLL_121_750M,
|
|
CX700_121_750M},
|
|
{CLK_125_104M, CLE266_PLL_125_104M, K800_PLL_125_104M,
|
|
CX700_125_104M},
|
|
{CLK_133_308M, CLE266_PLL_133_308M, K800_PLL_133_308M,
|
|
CX700_133_308M},
|
|
{CLK_135_000M, CLE266_PLL_135_000M, K800_PLL_135_000M,
|
|
CX700_135_000M},
|
|
{CLK_136_700M, CLE266_PLL_136_700M, K800_PLL_136_700M,
|
|
CX700_136_700M},
|
|
{CLK_138_400M, CLE266_PLL_138_400M, K800_PLL_138_400M,
|
|
CX700_138_400M},
|
|
{CLK_146_760M, CLE266_PLL_146_760M, K800_PLL_146_760M,
|
|
CX700_146_760M},
|
|
{CLK_153_920M, CLE266_PLL_153_920M, K800_PLL_153_920M,
|
|
CX700_153_920M},
|
|
{CLK_156_000M, CLE266_PLL_156_000M, K800_PLL_156_000M,
|
|
CX700_156_000M},
|
|
{CLK_157_500M, CLE266_PLL_157_500M, K800_PLL_157_500M,
|
|
CX700_157_500M},
|
|
{CLK_162_000M, CLE266_PLL_162_000M, K800_PLL_162_000M,
|
|
CX700_162_000M},
|
|
{CLK_187_000M, CLE266_PLL_187_000M, K800_PLL_187_000M,
|
|
CX700_187_000M},
|
|
{CLK_193_295M, CLE266_PLL_193_295M, K800_PLL_193_295M,
|
|
CX700_193_295M},
|
|
{CLK_202_500M, CLE266_PLL_202_500M, K800_PLL_202_500M,
|
|
CX700_202_500M},
|
|
{CLK_204_000M, CLE266_PLL_204_000M, K800_PLL_204_000M,
|
|
CX700_204_000M},
|
|
{CLK_218_500M, CLE266_PLL_218_500M, K800_PLL_218_500M,
|
|
CX700_218_500M},
|
|
{CLK_234_000M, CLE266_PLL_234_000M, K800_PLL_234_000M,
|
|
CX700_234_000M},
|
|
{CLK_267_250M, CLE266_PLL_267_250M, K800_PLL_267_250M,
|
|
CX700_267_250M},
|
|
{CLK_297_500M, CLE266_PLL_297_500M, K800_PLL_297_500M,
|
|
CX700_297_500M},
|
|
{CLK_74_481M, CLE266_PLL_74_481M, K800_PLL_74_481M, CX700_74_481M},
|
|
{CLK_172_798M, CLE266_PLL_172_798M, K800_PLL_172_798M,
|
|
CX700_172_798M},
|
|
{CLK_122_614M, CLE266_PLL_122_614M, K800_PLL_122_614M,
|
|
CX700_122_614M},
|
|
{CLK_74_270M, CLE266_PLL_74_270M, K800_PLL_74_270M, CX700_74_270M},
|
|
{CLK_148_500M, CLE266_PLL_148_500M, K800_PLL_148_500M,
|
|
CX700_148_500M}
|
|
};
|
|
|
|
static struct fifo_depth_select display_fifo_depth_reg = {
|
|
/* IGA1 FIFO Depth_Select */
|
|
{IGA1_FIFO_DEPTH_SELECT_REG_NUM, {{SR17, 0, 7} } },
|
|
/* IGA2 FIFO Depth_Select */
|
|
{IGA2_FIFO_DEPTH_SELECT_REG_NUM,
|
|
{{CR68, 4, 7}, {CR94, 7, 7}, {CR95, 7, 7} } }
|
|
};
|
|
|
|
static struct fifo_threshold_select fifo_threshold_select_reg = {
|
|
/* IGA1 FIFO Threshold Select */
|
|
{IGA1_FIFO_THRESHOLD_REG_NUM, {{SR16, 0, 5}, {SR16, 7, 7} } },
|
|
/* IGA2 FIFO Threshold Select */
|
|
{IGA2_FIFO_THRESHOLD_REG_NUM, {{CR68, 0, 3}, {CR95, 4, 6} } }
|
|
};
|
|
|
|
static struct fifo_high_threshold_select fifo_high_threshold_select_reg = {
|
|
/* IGA1 FIFO High Threshold Select */
|
|
{IGA1_FIFO_HIGH_THRESHOLD_REG_NUM, {{SR18, 0, 5}, {SR18, 7, 7} } },
|
|
/* IGA2 FIFO High Threshold Select */
|
|
{IGA2_FIFO_HIGH_THRESHOLD_REG_NUM, {{CR92, 0, 3}, {CR95, 0, 2} } }
|
|
};
|
|
|
|
static struct display_queue_expire_num display_queue_expire_num_reg = {
|
|
/* IGA1 Display Queue Expire Num */
|
|
{IGA1_DISPLAY_QUEUE_EXPIRE_NUM_REG_NUM, {{SR22, 0, 4} } },
|
|
/* IGA2 Display Queue Expire Num */
|
|
{IGA2_DISPLAY_QUEUE_EXPIRE_NUM_REG_NUM, {{CR94, 0, 6} } }
|
|
};
|
|
|
|
/* Definition Fetch Count Registers*/
|
|
static struct fetch_count fetch_count_reg = {
|
|
/* IGA1 Fetch Count Register */
|
|
{IGA1_FETCH_COUNT_REG_NUM, {{SR1C, 0, 7}, {SR1D, 0, 1} } },
|
|
/* IGA2 Fetch Count Register */
|
|
{IGA2_FETCH_COUNT_REG_NUM, {{CR65, 0, 7}, {CR67, 2, 3} } }
|
|
};
|
|
|
|
static struct iga1_crtc_timing iga1_crtc_reg = {
|
|
/* IGA1 Horizontal Total */
|
|
{IGA1_HOR_TOTAL_REG_NUM, {{CR00, 0, 7}, {CR36, 3, 3} } },
|
|
/* IGA1 Horizontal Addressable Video */
|
|
{IGA1_HOR_ADDR_REG_NUM, {{CR01, 0, 7} } },
|
|
/* IGA1 Horizontal Blank Start */
|
|
{IGA1_HOR_BLANK_START_REG_NUM, {{CR02, 0, 7} } },
|
|
/* IGA1 Horizontal Blank End */
|
|
{IGA1_HOR_BLANK_END_REG_NUM,
|
|
{{CR03, 0, 4}, {CR05, 7, 7}, {CR33, 5, 5} } },
|
|
/* IGA1 Horizontal Sync Start */
|
|
{IGA1_HOR_SYNC_START_REG_NUM, {{CR04, 0, 7}, {CR33, 4, 4} } },
|
|
/* IGA1 Horizontal Sync End */
|
|
{IGA1_HOR_SYNC_END_REG_NUM, {{CR05, 0, 4} } },
|
|
/* IGA1 Vertical Total */
|
|
{IGA1_VER_TOTAL_REG_NUM,
|
|
{{CR06, 0, 7}, {CR07, 0, 0}, {CR07, 5, 5}, {CR35, 0, 0} } },
|
|
/* IGA1 Vertical Addressable Video */
|
|
{IGA1_VER_ADDR_REG_NUM,
|
|
{{CR12, 0, 7}, {CR07, 1, 1}, {CR07, 6, 6}, {CR35, 2, 2} } },
|
|
/* IGA1 Vertical Blank Start */
|
|
{IGA1_VER_BLANK_START_REG_NUM,
|
|
{{CR15, 0, 7}, {CR07, 3, 3}, {CR09, 5, 5}, {CR35, 3, 3} } },
|
|
/* IGA1 Vertical Blank End */
|
|
{IGA1_VER_BLANK_END_REG_NUM, {{CR16, 0, 7} } },
|
|
/* IGA1 Vertical Sync Start */
|
|
{IGA1_VER_SYNC_START_REG_NUM,
|
|
{{CR10, 0, 7}, {CR07, 2, 2}, {CR07, 7, 7}, {CR35, 1, 1} } },
|
|
/* IGA1 Vertical Sync End */
|
|
{IGA1_VER_SYNC_END_REG_NUM, {{CR11, 0, 3} } }
|
|
};
|
|
|
|
static struct iga2_crtc_timing iga2_crtc_reg = {
|
|
/* IGA2 Horizontal Total */
|
|
{IGA2_HOR_TOTAL_REG_NUM, {{CR50, 0, 7}, {CR55, 0, 3} } },
|
|
/* IGA2 Horizontal Addressable Video */
|
|
{IGA2_HOR_ADDR_REG_NUM, {{CR51, 0, 7}, {CR55, 4, 6} } },
|
|
/* IGA2 Horizontal Blank Start */
|
|
{IGA2_HOR_BLANK_START_REG_NUM, {{CR52, 0, 7}, {CR54, 0, 2} } },
|
|
/* IGA2 Horizontal Blank End */
|
|
{IGA2_HOR_BLANK_END_REG_NUM,
|
|
{{CR53, 0, 7}, {CR54, 3, 5}, {CR5D, 6, 6} } },
|
|
/* IGA2 Horizontal Sync Start */
|
|
{IGA2_HOR_SYNC_START_REG_NUM,
|
|
{{CR56, 0, 7}, {CR54, 6, 7}, {CR5C, 7, 7}, {CR5D, 7, 7} } },
|
|
/* IGA2 Horizontal Sync End */
|
|
{IGA2_HOR_SYNC_END_REG_NUM, {{CR57, 0, 7}, {CR5C, 6, 6} } },
|
|
/* IGA2 Vertical Total */
|
|
{IGA2_VER_TOTAL_REG_NUM, {{CR58, 0, 7}, {CR5D, 0, 2} } },
|
|
/* IGA2 Vertical Addressable Video */
|
|
{IGA2_VER_ADDR_REG_NUM, {{CR59, 0, 7}, {CR5D, 3, 5} } },
|
|
/* IGA2 Vertical Blank Start */
|
|
{IGA2_VER_BLANK_START_REG_NUM, {{CR5A, 0, 7}, {CR5C, 0, 2} } },
|
|
/* IGA2 Vertical Blank End */
|
|
{IGA2_VER_BLANK_END_REG_NUM, {{CR5B, 0, 7}, {CR5C, 3, 5} } },
|
|
/* IGA2 Vertical Sync Start */
|
|
{IGA2_VER_SYNC_START_REG_NUM, {{CR5E, 0, 7}, {CR5F, 5, 7} } },
|
|
/* IGA2 Vertical Sync End */
|
|
{IGA2_VER_SYNC_END_REG_NUM, {{CR5F, 0, 4} } }
|
|
};
|
|
|
|
static struct rgbLUT palLUT_table[] = {
|
|
/* {R,G,B} */
|
|
/* Index 0x00~0x03 */
|
|
{0x00, 0x00, 0x00}, {0x00, 0x00, 0x2A}, {0x00, 0x2A, 0x00}, {0x00,
|
|
0x2A,
|
|
0x2A},
|
|
/* Index 0x04~0x07 */
|
|
{0x2A, 0x00, 0x00}, {0x2A, 0x00, 0x2A}, {0x2A, 0x15, 0x00}, {0x2A,
|
|
0x2A,
|
|
0x2A},
|
|
/* Index 0x08~0x0B */
|
|
{0x15, 0x15, 0x15}, {0x15, 0x15, 0x3F}, {0x15, 0x3F, 0x15}, {0x15,
|
|
0x3F,
|
|
0x3F},
|
|
/* Index 0x0C~0x0F */
|
|
{0x3F, 0x15, 0x15}, {0x3F, 0x15, 0x3F}, {0x3F, 0x3F, 0x15}, {0x3F,
|
|
0x3F,
|
|
0x3F},
|
|
/* Index 0x10~0x13 */
|
|
{0x00, 0x00, 0x00}, {0x05, 0x05, 0x05}, {0x08, 0x08, 0x08}, {0x0B,
|
|
0x0B,
|
|
0x0B},
|
|
/* Index 0x14~0x17 */
|
|
{0x0E, 0x0E, 0x0E}, {0x11, 0x11, 0x11}, {0x14, 0x14, 0x14}, {0x18,
|
|
0x18,
|
|
0x18},
|
|
/* Index 0x18~0x1B */
|
|
{0x1C, 0x1C, 0x1C}, {0x20, 0x20, 0x20}, {0x24, 0x24, 0x24}, {0x28,
|
|
0x28,
|
|
0x28},
|
|
/* Index 0x1C~0x1F */
|
|
{0x2D, 0x2D, 0x2D}, {0x32, 0x32, 0x32}, {0x38, 0x38, 0x38}, {0x3F,
|
|
0x3F,
|
|
0x3F},
|
|
/* Index 0x20~0x23 */
|
|
{0x00, 0x00, 0x3F}, {0x10, 0x00, 0x3F}, {0x1F, 0x00, 0x3F}, {0x2F,
|
|
0x00,
|
|
0x3F},
|
|
/* Index 0x24~0x27 */
|
|
{0x3F, 0x00, 0x3F}, {0x3F, 0x00, 0x2F}, {0x3F, 0x00, 0x1F}, {0x3F,
|
|
0x00,
|
|
0x10},
|
|
/* Index 0x28~0x2B */
|
|
{0x3F, 0x00, 0x00}, {0x3F, 0x10, 0x00}, {0x3F, 0x1F, 0x00}, {0x3F,
|
|
0x2F,
|
|
0x00},
|
|
/* Index 0x2C~0x2F */
|
|
{0x3F, 0x3F, 0x00}, {0x2F, 0x3F, 0x00}, {0x1F, 0x3F, 0x00}, {0x10,
|
|
0x3F,
|
|
0x00},
|
|
/* Index 0x30~0x33 */
|
|
{0x00, 0x3F, 0x00}, {0x00, 0x3F, 0x10}, {0x00, 0x3F, 0x1F}, {0x00,
|
|
0x3F,
|
|
0x2F},
|
|
/* Index 0x34~0x37 */
|
|
{0x00, 0x3F, 0x3F}, {0x00, 0x2F, 0x3F}, {0x00, 0x1F, 0x3F}, {0x00,
|
|
0x10,
|
|
0x3F},
|
|
/* Index 0x38~0x3B */
|
|
{0x1F, 0x1F, 0x3F}, {0x27, 0x1F, 0x3F}, {0x2F, 0x1F, 0x3F}, {0x37,
|
|
0x1F,
|
|
0x3F},
|
|
/* Index 0x3C~0x3F */
|
|
{0x3F, 0x1F, 0x3F}, {0x3F, 0x1F, 0x37}, {0x3F, 0x1F, 0x2F}, {0x3F,
|
|
0x1F,
|
|
0x27},
|
|
/* Index 0x40~0x43 */
|
|
{0x3F, 0x1F, 0x1F}, {0x3F, 0x27, 0x1F}, {0x3F, 0x2F, 0x1F}, {0x3F,
|
|
0x3F,
|
|
0x1F},
|
|
/* Index 0x44~0x47 */
|
|
{0x3F, 0x3F, 0x1F}, {0x37, 0x3F, 0x1F}, {0x2F, 0x3F, 0x1F}, {0x27,
|
|
0x3F,
|
|
0x1F},
|
|
/* Index 0x48~0x4B */
|
|
{0x1F, 0x3F, 0x1F}, {0x1F, 0x3F, 0x27}, {0x1F, 0x3F, 0x2F}, {0x1F,
|
|
0x3F,
|
|
0x37},
|
|
/* Index 0x4C~0x4F */
|
|
{0x1F, 0x3F, 0x3F}, {0x1F, 0x37, 0x3F}, {0x1F, 0x2F, 0x3F}, {0x1F,
|
|
0x27,
|
|
0x3F},
|
|
/* Index 0x50~0x53 */
|
|
{0x2D, 0x2D, 0x3F}, {0x31, 0x2D, 0x3F}, {0x36, 0x2D, 0x3F}, {0x3A,
|
|
0x2D,
|
|
0x3F},
|
|
/* Index 0x54~0x57 */
|
|
{0x3F, 0x2D, 0x3F}, {0x3F, 0x2D, 0x3A}, {0x3F, 0x2D, 0x36}, {0x3F,
|
|
0x2D,
|
|
0x31},
|
|
/* Index 0x58~0x5B */
|
|
{0x3F, 0x2D, 0x2D}, {0x3F, 0x31, 0x2D}, {0x3F, 0x36, 0x2D}, {0x3F,
|
|
0x3A,
|
|
0x2D},
|
|
/* Index 0x5C~0x5F */
|
|
{0x3F, 0x3F, 0x2D}, {0x3A, 0x3F, 0x2D}, {0x36, 0x3F, 0x2D}, {0x31,
|
|
0x3F,
|
|
0x2D},
|
|
/* Index 0x60~0x63 */
|
|
{0x2D, 0x3F, 0x2D}, {0x2D, 0x3F, 0x31}, {0x2D, 0x3F, 0x36}, {0x2D,
|
|
0x3F,
|
|
0x3A},
|
|
/* Index 0x64~0x67 */
|
|
{0x2D, 0x3F, 0x3F}, {0x2D, 0x3A, 0x3F}, {0x2D, 0x36, 0x3F}, {0x2D,
|
|
0x31,
|
|
0x3F},
|
|
/* Index 0x68~0x6B */
|
|
{0x00, 0x00, 0x1C}, {0x07, 0x00, 0x1C}, {0x0E, 0x00, 0x1C}, {0x15,
|
|
0x00,
|
|
0x1C},
|
|
/* Index 0x6C~0x6F */
|
|
{0x1C, 0x00, 0x1C}, {0x1C, 0x00, 0x15}, {0x1C, 0x00, 0x0E}, {0x1C,
|
|
0x00,
|
|
0x07},
|
|
/* Index 0x70~0x73 */
|
|
{0x1C, 0x00, 0x00}, {0x1C, 0x07, 0x00}, {0x1C, 0x0E, 0x00}, {0x1C,
|
|
0x15,
|
|
0x00},
|
|
/* Index 0x74~0x77 */
|
|
{0x1C, 0x1C, 0x00}, {0x15, 0x1C, 0x00}, {0x0E, 0x1C, 0x00}, {0x07,
|
|
0x1C,
|
|
0x00},
|
|
/* Index 0x78~0x7B */
|
|
{0x00, 0x1C, 0x00}, {0x00, 0x1C, 0x07}, {0x00, 0x1C, 0x0E}, {0x00,
|
|
0x1C,
|
|
0x15},
|
|
/* Index 0x7C~0x7F */
|
|
{0x00, 0x1C, 0x1C}, {0x00, 0x15, 0x1C}, {0x00, 0x0E, 0x1C}, {0x00,
|
|
0x07,
|
|
0x1C},
|
|
/* Index 0x80~0x83 */
|
|
{0x0E, 0x0E, 0x1C}, {0x11, 0x0E, 0x1C}, {0x15, 0x0E, 0x1C}, {0x18,
|
|
0x0E,
|
|
0x1C},
|
|
/* Index 0x84~0x87 */
|
|
{0x1C, 0x0E, 0x1C}, {0x1C, 0x0E, 0x18}, {0x1C, 0x0E, 0x15}, {0x1C,
|
|
0x0E,
|
|
0x11},
|
|
/* Index 0x88~0x8B */
|
|
{0x1C, 0x0E, 0x0E}, {0x1C, 0x11, 0x0E}, {0x1C, 0x15, 0x0E}, {0x1C,
|
|
0x18,
|
|
0x0E},
|
|
/* Index 0x8C~0x8F */
|
|
{0x1C, 0x1C, 0x0E}, {0x18, 0x1C, 0x0E}, {0x15, 0x1C, 0x0E}, {0x11,
|
|
0x1C,
|
|
0x0E},
|
|
/* Index 0x90~0x93 */
|
|
{0x0E, 0x1C, 0x0E}, {0x0E, 0x1C, 0x11}, {0x0E, 0x1C, 0x15}, {0x0E,
|
|
0x1C,
|
|
0x18},
|
|
/* Index 0x94~0x97 */
|
|
{0x0E, 0x1C, 0x1C}, {0x0E, 0x18, 0x1C}, {0x0E, 0x15, 0x1C}, {0x0E,
|
|
0x11,
|
|
0x1C},
|
|
/* Index 0x98~0x9B */
|
|
{0x14, 0x14, 0x1C}, {0x16, 0x14, 0x1C}, {0x18, 0x14, 0x1C}, {0x1A,
|
|
0x14,
|
|
0x1C},
|
|
/* Index 0x9C~0x9F */
|
|
{0x1C, 0x14, 0x1C}, {0x1C, 0x14, 0x1A}, {0x1C, 0x14, 0x18}, {0x1C,
|
|
0x14,
|
|
0x16},
|
|
/* Index 0xA0~0xA3 */
|
|
{0x1C, 0x14, 0x14}, {0x1C, 0x16, 0x14}, {0x1C, 0x18, 0x14}, {0x1C,
|
|
0x1A,
|
|
0x14},
|
|
/* Index 0xA4~0xA7 */
|
|
{0x1C, 0x1C, 0x14}, {0x1A, 0x1C, 0x14}, {0x18, 0x1C, 0x14}, {0x16,
|
|
0x1C,
|
|
0x14},
|
|
/* Index 0xA8~0xAB */
|
|
{0x14, 0x1C, 0x14}, {0x14, 0x1C, 0x16}, {0x14, 0x1C, 0x18}, {0x14,
|
|
0x1C,
|
|
0x1A},
|
|
/* Index 0xAC~0xAF */
|
|
{0x14, 0x1C, 0x1C}, {0x14, 0x1A, 0x1C}, {0x14, 0x18, 0x1C}, {0x14,
|
|
0x16,
|
|
0x1C},
|
|
/* Index 0xB0~0xB3 */
|
|
{0x00, 0x00, 0x10}, {0x04, 0x00, 0x10}, {0x08, 0x00, 0x10}, {0x0C,
|
|
0x00,
|
|
0x10},
|
|
/* Index 0xB4~0xB7 */
|
|
{0x10, 0x00, 0x10}, {0x10, 0x00, 0x0C}, {0x10, 0x00, 0x08}, {0x10,
|
|
0x00,
|
|
0x04},
|
|
/* Index 0xB8~0xBB */
|
|
{0x10, 0x00, 0x00}, {0x10, 0x04, 0x00}, {0x10, 0x08, 0x00}, {0x10,
|
|
0x0C,
|
|
0x00},
|
|
/* Index 0xBC~0xBF */
|
|
{0x10, 0x10, 0x00}, {0x0C, 0x10, 0x00}, {0x08, 0x10, 0x00}, {0x04,
|
|
0x10,
|
|
0x00},
|
|
/* Index 0xC0~0xC3 */
|
|
{0x00, 0x10, 0x00}, {0x00, 0x10, 0x04}, {0x00, 0x10, 0x08}, {0x00,
|
|
0x10,
|
|
0x0C},
|
|
/* Index 0xC4~0xC7 */
|
|
{0x00, 0x10, 0x10}, {0x00, 0x0C, 0x10}, {0x00, 0x08, 0x10}, {0x00,
|
|
0x04,
|
|
0x10},
|
|
/* Index 0xC8~0xCB */
|
|
{0x08, 0x08, 0x10}, {0x0A, 0x08, 0x10}, {0x0C, 0x08, 0x10}, {0x0E,
|
|
0x08,
|
|
0x10},
|
|
/* Index 0xCC~0xCF */
|
|
{0x10, 0x08, 0x10}, {0x10, 0x08, 0x0E}, {0x10, 0x08, 0x0C}, {0x10,
|
|
0x08,
|
|
0x0A},
|
|
/* Index 0xD0~0xD3 */
|
|
{0x10, 0x08, 0x08}, {0x10, 0x0A, 0x08}, {0x10, 0x0C, 0x08}, {0x10,
|
|
0x0E,
|
|
0x08},
|
|
/* Index 0xD4~0xD7 */
|
|
{0x10, 0x10, 0x08}, {0x0E, 0x10, 0x08}, {0x0C, 0x10, 0x08}, {0x0A,
|
|
0x10,
|
|
0x08},
|
|
/* Index 0xD8~0xDB */
|
|
{0x08, 0x10, 0x08}, {0x08, 0x10, 0x0A}, {0x08, 0x10, 0x0C}, {0x08,
|
|
0x10,
|
|
0x0E},
|
|
/* Index 0xDC~0xDF */
|
|
{0x08, 0x10, 0x10}, {0x08, 0x0E, 0x10}, {0x08, 0x0C, 0x10}, {0x08,
|
|
0x0A,
|
|
0x10},
|
|
/* Index 0xE0~0xE3 */
|
|
{0x0B, 0x0B, 0x10}, {0x0C, 0x0B, 0x10}, {0x0D, 0x0B, 0x10}, {0x0F,
|
|
0x0B,
|
|
0x10},
|
|
/* Index 0xE4~0xE7 */
|
|
{0x10, 0x0B, 0x10}, {0x10, 0x0B, 0x0F}, {0x10, 0x0B, 0x0D}, {0x10,
|
|
0x0B,
|
|
0x0C},
|
|
/* Index 0xE8~0xEB */
|
|
{0x10, 0x0B, 0x0B}, {0x10, 0x0C, 0x0B}, {0x10, 0x0D, 0x0B}, {0x10,
|
|
0x0F,
|
|
0x0B},
|
|
/* Index 0xEC~0xEF */
|
|
{0x10, 0x10, 0x0B}, {0x0F, 0x10, 0x0B}, {0x0D, 0x10, 0x0B}, {0x0C,
|
|
0x10,
|
|
0x0B},
|
|
/* Index 0xF0~0xF3 */
|
|
{0x0B, 0x10, 0x0B}, {0x0B, 0x10, 0x0C}, {0x0B, 0x10, 0x0D}, {0x0B,
|
|
0x10,
|
|
0x0F},
|
|
/* Index 0xF4~0xF7 */
|
|
{0x0B, 0x10, 0x10}, {0x0B, 0x0F, 0x10}, {0x0B, 0x0D, 0x10}, {0x0B,
|
|
0x0C,
|
|
0x10},
|
|
/* Index 0xF8~0xFB */
|
|
{0x00, 0x00, 0x00}, {0x00, 0x00, 0x00}, {0x00, 0x00, 0x00}, {0x00,
|
|
0x00,
|
|
0x00},
|
|
/* Index 0xFC~0xFF */
|
|
{0x00, 0x00, 0x00}, {0x00, 0x00, 0x00}, {0x00, 0x00, 0x00}, {0x00,
|
|
0x00,
|
|
0x00}
|
|
};
|
|
|
|
static void set_crt_output_path(int set_iga);
|
|
static void dvi_patch_skew_dvp0(void);
|
|
static void dvi_patch_skew_dvp1(void);
|
|
static void dvi_patch_skew_dvp_low(void);
|
|
static void set_dvi_output_path(int set_iga, int output_interface);
|
|
static void set_lcd_output_path(int set_iga, int output_interface);
|
|
static int search_mode_setting(int ModeInfoIndex);
|
|
static void load_fix_bit_crtc_reg(void);
|
|
static void init_gfx_chip_info(void);
|
|
static void init_tmds_chip_info(void);
|
|
static void init_lvds_chip_info(void);
|
|
static void device_screen_off(void);
|
|
static void device_screen_on(void);
|
|
static void set_display_channel(void);
|
|
static void device_off(void);
|
|
static void device_on(void);
|
|
static void enable_second_display_channel(void);
|
|
static void disable_second_display_channel(void);
|
|
static int get_fb_size_from_pci(void);
|
|
|
|
void viafb_write_reg(u8 index, u16 io_port, u8 data)
|
|
{
|
|
outb(index, io_port);
|
|
outb(data, io_port + 1);
|
|
/*DEBUG_MSG(KERN_INFO "\nIndex=%2d Value=%2d", index, data); */
|
|
}
|
|
u8 viafb_read_reg(int io_port, u8 index)
|
|
{
|
|
outb(index, io_port);
|
|
return inb(io_port + 1);
|
|
}
|
|
|
|
void viafb_lock_crt(void)
|
|
{
|
|
viafb_write_reg_mask(CR11, VIACR, BIT7, BIT7);
|
|
}
|
|
|
|
void viafb_unlock_crt(void)
|
|
{
|
|
viafb_write_reg_mask(CR11, VIACR, 0, BIT7);
|
|
viafb_write_reg_mask(CR47, VIACR, 0, BIT0);
|
|
}
|
|
|
|
void viafb_write_reg_mask(u8 index, int io_port, u8 data, u8 mask)
|
|
{
|
|
u8 tmp;
|
|
|
|
outb(index, io_port);
|
|
tmp = inb(io_port + 1);
|
|
outb((data & mask) | (tmp & (~mask)), io_port + 1);
|
|
/*DEBUG_MSG(KERN_INFO "\nIndex=%2d Value=%2d", index, tmp); */
|
|
}
|
|
|
|
void write_dac_reg(u8 index, u8 r, u8 g, u8 b)
|
|
{
|
|
outb(index, LUT_INDEX_WRITE);
|
|
outb(r, LUT_DATA);
|
|
outb(g, LUT_DATA);
|
|
outb(b, LUT_DATA);
|
|
}
|
|
|
|
/*Set IGA path for each device*/
|
|
void viafb_set_iga_path(void)
|
|
{
|
|
|
|
if (viafb_SAMM_ON == 1) {
|
|
if (viafb_CRT_ON) {
|
|
if (viafb_primary_dev == CRT_Device)
|
|
viaparinfo->crt_setting_info->iga_path = IGA1;
|
|
else
|
|
viaparinfo->crt_setting_info->iga_path = IGA2;
|
|
}
|
|
|
|
if (viafb_DVI_ON) {
|
|
if (viafb_primary_dev == DVI_Device)
|
|
viaparinfo->tmds_setting_info->iga_path = IGA1;
|
|
else
|
|
viaparinfo->tmds_setting_info->iga_path = IGA2;
|
|
}
|
|
|
|
if (viafb_LCD_ON) {
|
|
if (viafb_primary_dev == LCD_Device) {
|
|
if (viafb_dual_fb &&
|
|
(viaparinfo->chip_info->gfx_chip_name ==
|
|
UNICHROME_CLE266)) {
|
|
viaparinfo->
|
|
lvds_setting_info->iga_path = IGA2;
|
|
viaparinfo->
|
|
crt_setting_info->iga_path = IGA1;
|
|
viaparinfo->
|
|
tmds_setting_info->iga_path = IGA1;
|
|
} else
|
|
viaparinfo->
|
|
lvds_setting_info->iga_path = IGA1;
|
|
} else {
|
|
viaparinfo->lvds_setting_info->iga_path = IGA2;
|
|
}
|
|
}
|
|
if (viafb_LCD2_ON) {
|
|
if (LCD2_Device == viafb_primary_dev)
|
|
viaparinfo->lvds_setting_info2->iga_path = IGA1;
|
|
else
|
|
viaparinfo->lvds_setting_info2->iga_path = IGA2;
|
|
}
|
|
} else {
|
|
viafb_SAMM_ON = 0;
|
|
|
|
if (viafb_CRT_ON && viafb_LCD_ON) {
|
|
viaparinfo->crt_setting_info->iga_path = IGA1;
|
|
viaparinfo->lvds_setting_info->iga_path = IGA2;
|
|
} else if (viafb_CRT_ON && viafb_DVI_ON) {
|
|
viaparinfo->crt_setting_info->iga_path = IGA1;
|
|
viaparinfo->tmds_setting_info->iga_path = IGA2;
|
|
} else if (viafb_LCD_ON && viafb_DVI_ON) {
|
|
viaparinfo->tmds_setting_info->iga_path = IGA1;
|
|
viaparinfo->lvds_setting_info->iga_path = IGA2;
|
|
} else if (viafb_LCD_ON && viafb_LCD2_ON) {
|
|
viaparinfo->lvds_setting_info->iga_path = IGA2;
|
|
viaparinfo->lvds_setting_info2->iga_path = IGA2;
|
|
} else if (viafb_CRT_ON) {
|
|
viaparinfo->crt_setting_info->iga_path = IGA1;
|
|
} else if (viafb_LCD_ON) {
|
|
viaparinfo->lvds_setting_info->iga_path = IGA2;
|
|
} else if (viafb_DVI_ON) {
|
|
viaparinfo->tmds_setting_info->iga_path = IGA1;
|
|
}
|
|
}
|
|
}
|
|
|
|
void viafb_set_start_addr(void)
|
|
{
|
|
unsigned long offset = 0, tmp = 0, size = 0;
|
|
unsigned long length;
|
|
|
|
DEBUG_MSG(KERN_INFO "viafb_set_start_addr!\n");
|
|
viafb_unlock_crt();
|
|
/* update starting address of IGA1 */
|
|
viafb_write_reg(CR0C, VIACR, 0x00); /*initial starting address */
|
|
viafb_write_reg(CR0D, VIACR, 0x00);
|
|
viafb_write_reg(CR34, VIACR, 0x00);
|
|
viafb_write_reg_mask(CR48, VIACR, 0x00, 0x1F);
|
|
|
|
if (viafb_dual_fb) {
|
|
viaparinfo->iga_path = IGA1;
|
|
viaparinfo1->iga_path = IGA2;
|
|
}
|
|
|
|
if (viafb_SAMM_ON == 1) {
|
|
if (!viafb_dual_fb) {
|
|
if (viafb_second_size)
|
|
size = viafb_second_size * 1024 * 1024;
|
|
else
|
|
size = 8 * 1024 * 1024;
|
|
} else {
|
|
|
|
size = viaparinfo1->memsize;
|
|
}
|
|
offset = viafb_second_offset;
|
|
DEBUG_MSG(KERN_INFO
|
|
"viafb_second_size=%lx, second start_adddress=%lx\n",
|
|
size, offset);
|
|
}
|
|
if (viafb_SAMM_ON == 1) {
|
|
offset = offset >> 3;
|
|
|
|
tmp = viafb_read_reg(VIACR, 0x62) & 0x01;
|
|
tmp |= (offset & 0x7F) << 1;
|
|
viafb_write_reg(CR62, VIACR, tmp);
|
|
viafb_write_reg(CR63, VIACR, ((offset & 0x7F80) >> 7));
|
|
viafb_write_reg(CR64, VIACR, ((offset & 0x7F8000) >> 15));
|
|
viafb_write_reg(CRA3, VIACR, ((offset & 0x3800000) >> 23));
|
|
} else {
|
|
/* update starting address */
|
|
viafb_write_reg(CR62, VIACR, 0x00);
|
|
viafb_write_reg(CR63, VIACR, 0x00);
|
|
viafb_write_reg(CR64, VIACR, 0x00);
|
|
viafb_write_reg(CRA3, VIACR, 0x00);
|
|
}
|
|
|
|
if (viafb_SAMM_ON == 1) {
|
|
if (viafb_accel) {
|
|
if (!viafb_dual_fb)
|
|
length = size - viaparinfo->fbmem_used;
|
|
else
|
|
length = size - viaparinfo1->fbmem_used;
|
|
} else
|
|
length = size;
|
|
offset = (unsigned long)(void *)viafb_FB_MM +
|
|
viafb_second_offset;
|
|
memset((void *)offset, 0, length);
|
|
}
|
|
|
|
viafb_lock_crt();
|
|
}
|
|
|
|
void viafb_set_output_path(int device, int set_iga, int output_interface)
|
|
{
|
|
switch (device) {
|
|
case DEVICE_CRT:
|
|
set_crt_output_path(set_iga);
|
|
break;
|
|
case DEVICE_DVI:
|
|
set_dvi_output_path(set_iga, output_interface);
|
|
break;
|
|
case DEVICE_LCD:
|
|
set_lcd_output_path(set_iga, output_interface);
|
|
break;
|
|
}
|
|
}
|
|
|
|
static void set_crt_output_path(int set_iga)
|
|
{
|
|
viafb_write_reg_mask(CR36, VIACR, 0x00, BIT4 + BIT5);
|
|
|
|
switch (set_iga) {
|
|
case IGA1:
|
|
viafb_write_reg_mask(SR16, VIASR, 0x00, BIT6);
|
|
break;
|
|
case IGA2:
|
|
case IGA1_IGA2:
|
|
viafb_write_reg_mask(CR6A, VIACR, 0xC0, BIT6 + BIT7);
|
|
viafb_write_reg_mask(SR16, VIASR, 0x40, BIT6);
|
|
if (set_iga == IGA1_IGA2)
|
|
viafb_write_reg_mask(CR6B, VIACR, 0x08, BIT3);
|
|
break;
|
|
}
|
|
}
|
|
|
|
static void dvi_patch_skew_dvp0(void)
|
|
{
|
|
/* Reset data driving first: */
|
|
viafb_write_reg_mask(SR1B, VIASR, 0, BIT1);
|
|
viafb_write_reg_mask(SR2A, VIASR, 0, BIT4);
|
|
|
|
switch (viaparinfo->chip_info->gfx_chip_name) {
|
|
case UNICHROME_P4M890:
|
|
{
|
|
if ((viaparinfo->tmds_setting_info->h_active == 1600) &&
|
|
(viaparinfo->tmds_setting_info->v_active ==
|
|
1200))
|
|
viafb_write_reg_mask(CR96, VIACR, 0x03,
|
|
BIT0 + BIT1 + BIT2);
|
|
else
|
|
viafb_write_reg_mask(CR96, VIACR, 0x07,
|
|
BIT0 + BIT1 + BIT2);
|
|
break;
|
|
}
|
|
|
|
case UNICHROME_P4M900:
|
|
{
|
|
viafb_write_reg_mask(CR96, VIACR, 0x07,
|
|
BIT0 + BIT1 + BIT2 + BIT3);
|
|
viafb_write_reg_mask(SR1B, VIASR, 0x02, BIT1);
|
|
viafb_write_reg_mask(SR2A, VIASR, 0x10, BIT4);
|
|
break;
|
|
}
|
|
|
|
default:
|
|
{
|
|
break;
|
|
}
|
|
}
|
|
}
|
|
|
|
static void dvi_patch_skew_dvp1(void)
|
|
{
|
|
switch (viaparinfo->chip_info->gfx_chip_name) {
|
|
case UNICHROME_CX700:
|
|
{
|
|
break;
|
|
}
|
|
|
|
default:
|
|
{
|
|
break;
|
|
}
|
|
}
|
|
}
|
|
|
|
static void dvi_patch_skew_dvp_low(void)
|
|
{
|
|
switch (viaparinfo->chip_info->gfx_chip_name) {
|
|
case UNICHROME_K8M890:
|
|
{
|
|
viafb_write_reg_mask(CR99, VIACR, 0x03, BIT0 + BIT1);
|
|
break;
|
|
}
|
|
|
|
case UNICHROME_P4M900:
|
|
{
|
|
viafb_write_reg_mask(CR99, VIACR, 0x08,
|
|
BIT0 + BIT1 + BIT2 + BIT3);
|
|
break;
|
|
}
|
|
|
|
case UNICHROME_P4M890:
|
|
{
|
|
viafb_write_reg_mask(CR99, VIACR, 0x0F,
|
|
BIT0 + BIT1 + BIT2 + BIT3);
|
|
break;
|
|
}
|
|
|
|
default:
|
|
{
|
|
break;
|
|
}
|
|
}
|
|
}
|
|
|
|
static void set_dvi_output_path(int set_iga, int output_interface)
|
|
{
|
|
switch (output_interface) {
|
|
case INTERFACE_DVP0:
|
|
viafb_write_reg_mask(CR6B, VIACR, 0x01, BIT0);
|
|
|
|
if (set_iga == IGA1) {
|
|
viafb_write_reg_mask(CR96, VIACR, 0x00, BIT4);
|
|
viafb_write_reg_mask(CR6C, VIACR, 0x21, BIT0 +
|
|
BIT5 + BIT7);
|
|
} else {
|
|
viafb_write_reg_mask(CR96, VIACR, 0x10, BIT4);
|
|
viafb_write_reg_mask(CR6C, VIACR, 0xA1, BIT0 +
|
|
BIT5 + BIT7);
|
|
}
|
|
|
|
viafb_write_reg_mask(SR1E, VIASR, 0xC0, BIT7 + BIT6);
|
|
|
|
dvi_patch_skew_dvp0();
|
|
break;
|
|
|
|
case INTERFACE_DVP1:
|
|
if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_CLE266) {
|
|
if (set_iga == IGA1)
|
|
viafb_write_reg_mask(CR93, VIACR, 0x21,
|
|
BIT0 + BIT5 + BIT7);
|
|
else
|
|
viafb_write_reg_mask(CR93, VIACR, 0xA1,
|
|
BIT0 + BIT5 + BIT7);
|
|
} else {
|
|
if (set_iga == IGA1)
|
|
viafb_write_reg_mask(CR9B, VIACR, 0x00, BIT4);
|
|
else
|
|
viafb_write_reg_mask(CR9B, VIACR, 0x10, BIT4);
|
|
}
|
|
|
|
viafb_write_reg_mask(SR1E, VIASR, 0x30, BIT4 + BIT5);
|
|
dvi_patch_skew_dvp1();
|
|
break;
|
|
case INTERFACE_DFP_HIGH:
|
|
if (viaparinfo->chip_info->gfx_chip_name != UNICHROME_CLE266) {
|
|
if (set_iga == IGA1) {
|
|
viafb_write_reg_mask(CR96, VIACR, 0x00, BIT4);
|
|
viafb_write_reg_mask(CR97, VIACR, 0x03,
|
|
BIT0 + BIT1 + BIT4);
|
|
} else {
|
|
viafb_write_reg_mask(CR96, VIACR, 0x10, BIT4);
|
|
viafb_write_reg_mask(CR97, VIACR, 0x13,
|
|
BIT0 + BIT1 + BIT4);
|
|
}
|
|
}
|
|
viafb_write_reg_mask(SR2A, VIASR, 0x0C, BIT2 + BIT3);
|
|
break;
|
|
|
|
case INTERFACE_DFP_LOW:
|
|
if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_CLE266)
|
|
break;
|
|
|
|
if (set_iga == IGA1) {
|
|
viafb_write_reg_mask(CR99, VIACR, 0x00, BIT4);
|
|
viafb_write_reg_mask(CR9B, VIACR, 0x00, BIT4);
|
|
} else {
|
|
viafb_write_reg_mask(CR99, VIACR, 0x10, BIT4);
|
|
viafb_write_reg_mask(CR9B, VIACR, 0x10, BIT4);
|
|
}
|
|
|
|
viafb_write_reg_mask(SR2A, VIASR, 0x03, BIT0 + BIT1);
|
|
dvi_patch_skew_dvp_low();
|
|
break;
|
|
|
|
case INTERFACE_TMDS:
|
|
if (set_iga == IGA1)
|
|
viafb_write_reg_mask(CR99, VIACR, 0x00, BIT4);
|
|
else
|
|
viafb_write_reg_mask(CR99, VIACR, 0x10, BIT4);
|
|
break;
|
|
}
|
|
|
|
if (set_iga == IGA2) {
|
|
enable_second_display_channel();
|
|
/* Disable LCD Scaling */
|
|
viafb_write_reg_mask(CR79, VIACR, 0x00, BIT0);
|
|
}
|
|
}
|
|
|
|
static void set_lcd_output_path(int set_iga, int output_interface)
|
|
{
|
|
DEBUG_MSG(KERN_INFO
|
|
"set_lcd_output_path, iga:%d,out_interface:%d\n",
|
|
set_iga, output_interface);
|
|
switch (set_iga) {
|
|
case IGA1:
|
|
viafb_write_reg_mask(CR6B, VIACR, 0x00, BIT3);
|
|
viafb_write_reg_mask(CR6A, VIACR, 0x08, BIT3);
|
|
|
|
disable_second_display_channel();
|
|
break;
|
|
|
|
case IGA2:
|
|
viafb_write_reg_mask(CR6B, VIACR, 0x00, BIT3);
|
|
viafb_write_reg_mask(CR6A, VIACR, 0x08, BIT3);
|
|
|
|
enable_second_display_channel();
|
|
break;
|
|
|
|
case IGA1_IGA2:
|
|
viafb_write_reg_mask(CR6B, VIACR, 0x08, BIT3);
|
|
viafb_write_reg_mask(CR6A, VIACR, 0x08, BIT3);
|
|
|
|
disable_second_display_channel();
|
|
break;
|
|
}
|
|
|
|
switch (output_interface) {
|
|
case INTERFACE_DVP0:
|
|
if (set_iga == IGA1) {
|
|
viafb_write_reg_mask(CR96, VIACR, 0x00, BIT4);
|
|
} else {
|
|
viafb_write_reg(CR91, VIACR, 0x00);
|
|
viafb_write_reg_mask(CR96, VIACR, 0x10, BIT4);
|
|
}
|
|
break;
|
|
|
|
case INTERFACE_DVP1:
|
|
if (set_iga == IGA1)
|
|
viafb_write_reg_mask(CR9B, VIACR, 0x00, BIT4);
|
|
else {
|
|
viafb_write_reg(CR91, VIACR, 0x00);
|
|
viafb_write_reg_mask(CR9B, VIACR, 0x10, BIT4);
|
|
}
|
|
break;
|
|
|
|
case INTERFACE_DFP_HIGH:
|
|
if (set_iga == IGA1)
|
|
viafb_write_reg_mask(CR97, VIACR, 0x00, BIT4);
|
|
else {
|
|
viafb_write_reg(CR91, VIACR, 0x00);
|
|
viafb_write_reg_mask(CR97, VIACR, 0x10, BIT4);
|
|
viafb_write_reg_mask(CR96, VIACR, 0x10, BIT4);
|
|
}
|
|
break;
|
|
|
|
case INTERFACE_DFP_LOW:
|
|
if (set_iga == IGA1)
|
|
viafb_write_reg_mask(CR99, VIACR, 0x00, BIT4);
|
|
else {
|
|
viafb_write_reg(CR91, VIACR, 0x00);
|
|
viafb_write_reg_mask(CR99, VIACR, 0x10, BIT4);
|
|
viafb_write_reg_mask(CR9B, VIACR, 0x10, BIT4);
|
|
}
|
|
|
|
break;
|
|
|
|
case INTERFACE_DFP:
|
|
if ((UNICHROME_K8M890 == viaparinfo->chip_info->gfx_chip_name)
|
|
|| (UNICHROME_P4M890 ==
|
|
viaparinfo->chip_info->gfx_chip_name))
|
|
viafb_write_reg_mask(CR97, VIACR, 0x84,
|
|
BIT7 + BIT2 + BIT1 + BIT0);
|
|
if (set_iga == IGA1) {
|
|
viafb_write_reg_mask(CR97, VIACR, 0x00, BIT4);
|
|
viafb_write_reg_mask(CR99, VIACR, 0x00, BIT4);
|
|
} else {
|
|
viafb_write_reg(CR91, VIACR, 0x00);
|
|
viafb_write_reg_mask(CR97, VIACR, 0x10, BIT4);
|
|
viafb_write_reg_mask(CR99, VIACR, 0x10, BIT4);
|
|
}
|
|
break;
|
|
|
|
case INTERFACE_LVDS0:
|
|
case INTERFACE_LVDS0LVDS1:
|
|
if (set_iga == IGA1)
|
|
viafb_write_reg_mask(CR99, VIACR, 0x00, BIT4);
|
|
else
|
|
viafb_write_reg_mask(CR99, VIACR, 0x10, BIT4);
|
|
|
|
break;
|
|
|
|
case INTERFACE_LVDS1:
|
|
if (set_iga == IGA1)
|
|
viafb_write_reg_mask(CR97, VIACR, 0x00, BIT4);
|
|
else
|
|
viafb_write_reg_mask(CR97, VIACR, 0x10, BIT4);
|
|
break;
|
|
}
|
|
}
|
|
|
|
/* Search Mode Index */
|
|
static int search_mode_setting(int ModeInfoIndex)
|
|
{
|
|
int i = 0;
|
|
|
|
while ((i < NUM_TOTAL_MODETABLE) &&
|
|
(ModeInfoIndex != CLE266Modes[i].ModeIndex))
|
|
i++;
|
|
if (i >= NUM_TOTAL_MODETABLE)
|
|
i = 0;
|
|
return i;
|
|
|
|
}
|
|
|
|
struct VideoModeTable *viafb_get_modetbl_pointer(int Index)
|
|
{
|
|
struct VideoModeTable *TmpTbl = NULL;
|
|
TmpTbl = &CLE266Modes[search_mode_setting(Index)];
|
|
return TmpTbl;
|
|
}
|
|
|
|
struct VideoModeTable *viafb_get_cea_mode_tbl_pointer(int Index)
|
|
{
|
|
struct VideoModeTable *TmpTbl = NULL;
|
|
int i = 0;
|
|
while ((i < NUM_TOTAL_CEA_MODES) &&
|
|
(Index != CEA_HDMI_Modes[i].ModeIndex))
|
|
i++;
|
|
if ((i < NUM_TOTAL_CEA_MODES))
|
|
TmpTbl = &CEA_HDMI_Modes[i];
|
|
else {
|
|
/*Still use general timing if don't find CEA timing */
|
|
i = 0;
|
|
while ((i < NUM_TOTAL_MODETABLE) &&
|
|
(Index != CLE266Modes[i].ModeIndex))
|
|
i++;
|
|
if (i >= NUM_TOTAL_MODETABLE)
|
|
i = 0;
|
|
TmpTbl = &CLE266Modes[i];
|
|
}
|
|
return TmpTbl;
|
|
}
|
|
|
|
static void load_fix_bit_crtc_reg(void)
|
|
{
|
|
/* always set to 1 */
|
|
viafb_write_reg_mask(CR03, VIACR, 0x80, BIT7);
|
|
/* line compare should set all bits = 1 (extend modes) */
|
|
viafb_write_reg(CR18, VIACR, 0xff);
|
|
/* line compare should set all bits = 1 (extend modes) */
|
|
viafb_write_reg_mask(CR07, VIACR, 0x10, BIT4);
|
|
/* line compare should set all bits = 1 (extend modes) */
|
|
viafb_write_reg_mask(CR09, VIACR, 0x40, BIT6);
|
|
/* line compare should set all bits = 1 (extend modes) */
|
|
viafb_write_reg_mask(CR35, VIACR, 0x10, BIT4);
|
|
/* line compare should set all bits = 1 (extend modes) */
|
|
viafb_write_reg_mask(CR33, VIACR, 0x06, BIT0 + BIT1 + BIT2);
|
|
/*viafb_write_reg_mask(CR32, VIACR, 0x01, BIT0); */
|
|
/* extend mode always set to e3h */
|
|
viafb_write_reg(CR17, VIACR, 0xe3);
|
|
/* extend mode always set to 0h */
|
|
viafb_write_reg(CR08, VIACR, 0x00);
|
|
/* extend mode always set to 0h */
|
|
viafb_write_reg(CR14, VIACR, 0x00);
|
|
|
|
/* If K8M800, enable Prefetch Mode. */
|
|
if ((viaparinfo->chip_info->gfx_chip_name == UNICHROME_K800)
|
|
|| (viaparinfo->chip_info->gfx_chip_name == UNICHROME_K8M890))
|
|
viafb_write_reg_mask(CR33, VIACR, 0x08, BIT3);
|
|
if ((viaparinfo->chip_info->gfx_chip_name == UNICHROME_CLE266)
|
|
&& (viaparinfo->chip_info->gfx_chip_revision == CLE266_REVISION_AX))
|
|
viafb_write_reg_mask(SR1A, VIASR, 0x02, BIT1);
|
|
|
|
}
|
|
|
|
void viafb_load_reg(int timing_value, int viafb_load_reg_num,
|
|
struct io_register *reg,
|
|
int io_type)
|
|
{
|
|
int reg_mask;
|
|
int bit_num = 0;
|
|
int data;
|
|
int i, j;
|
|
int shift_next_reg;
|
|
int start_index, end_index, cr_index;
|
|
u16 get_bit;
|
|
|
|
for (i = 0; i < viafb_load_reg_num; i++) {
|
|
reg_mask = 0;
|
|
data = 0;
|
|
start_index = reg[i].start_bit;
|
|
end_index = reg[i].end_bit;
|
|
cr_index = reg[i].io_addr;
|
|
|
|
shift_next_reg = bit_num;
|
|
for (j = start_index; j <= end_index; j++) {
|
|
/*if (bit_num==8) timing_value = timing_value >>8; */
|
|
reg_mask = reg_mask | (BIT0 << j);
|
|
get_bit = (timing_value & (BIT0 << bit_num));
|
|
data =
|
|
data | ((get_bit >> shift_next_reg) << start_index);
|
|
bit_num++;
|
|
}
|
|
if (io_type == VIACR)
|
|
viafb_write_reg_mask(cr_index, VIACR, data, reg_mask);
|
|
else
|
|
viafb_write_reg_mask(cr_index, VIASR, data, reg_mask);
|
|
}
|
|
|
|
}
|
|
|
|
/* Write Registers */
|
|
void viafb_write_regx(struct io_reg RegTable[], int ItemNum)
|
|
{
|
|
int i;
|
|
unsigned char RegTemp;
|
|
|
|
/*DEBUG_MSG(KERN_INFO "Table Size : %x!!\n",ItemNum ); */
|
|
|
|
for (i = 0; i < ItemNum; i++) {
|
|
outb(RegTable[i].index, RegTable[i].port);
|
|
RegTemp = inb(RegTable[i].port + 1);
|
|
RegTemp = (RegTemp & (~RegTable[i].mask)) | RegTable[i].value;
|
|
outb(RegTemp, RegTable[i].port + 1);
|
|
}
|
|
}
|
|
|
|
void viafb_load_offset_reg(int h_addr, int bpp_byte, int set_iga)
|
|
{
|
|
int reg_value;
|
|
int viafb_load_reg_num;
|
|
struct io_register *reg;
|
|
|
|
switch (set_iga) {
|
|
case IGA1_IGA2:
|
|
case IGA1:
|
|
reg_value = IGA1_OFFSET_FORMULA(h_addr, bpp_byte);
|
|
viafb_load_reg_num = offset_reg.iga1_offset_reg.reg_num;
|
|
reg = offset_reg.iga1_offset_reg.reg;
|
|
viafb_load_reg(reg_value, viafb_load_reg_num, reg, VIACR);
|
|
if (set_iga == IGA1)
|
|
break;
|
|
case IGA2:
|
|
reg_value = IGA2_OFFSET_FORMULA(h_addr, bpp_byte);
|
|
viafb_load_reg_num = offset_reg.iga2_offset_reg.reg_num;
|
|
reg = offset_reg.iga2_offset_reg.reg;
|
|
viafb_load_reg(reg_value, viafb_load_reg_num, reg, VIACR);
|
|
break;
|
|
}
|
|
}
|
|
|
|
void viafb_load_fetch_count_reg(int h_addr, int bpp_byte, int set_iga)
|
|
{
|
|
int reg_value;
|
|
int viafb_load_reg_num;
|
|
struct io_register *reg = NULL;
|
|
|
|
switch (set_iga) {
|
|
case IGA1_IGA2:
|
|
case IGA1:
|
|
reg_value = IGA1_FETCH_COUNT_FORMULA(h_addr, bpp_byte);
|
|
viafb_load_reg_num = fetch_count_reg.
|
|
iga1_fetch_count_reg.reg_num;
|
|
reg = fetch_count_reg.iga1_fetch_count_reg.reg;
|
|
viafb_load_reg(reg_value, viafb_load_reg_num, reg, VIASR);
|
|
if (set_iga == IGA1)
|
|
break;
|
|
case IGA2:
|
|
reg_value = IGA2_FETCH_COUNT_FORMULA(h_addr, bpp_byte);
|
|
viafb_load_reg_num = fetch_count_reg.
|
|
iga2_fetch_count_reg.reg_num;
|
|
reg = fetch_count_reg.iga2_fetch_count_reg.reg;
|
|
viafb_load_reg(reg_value, viafb_load_reg_num, reg, VIACR);
|
|
break;
|
|
}
|
|
|
|
}
|
|
|
|
void viafb_load_FIFO_reg(int set_iga, int hor_active, int ver_active)
|
|
{
|
|
int reg_value;
|
|
int viafb_load_reg_num;
|
|
struct io_register *reg = NULL;
|
|
int iga1_fifo_max_depth = 0, iga1_fifo_threshold =
|
|
0, iga1_fifo_high_threshold = 0, iga1_display_queue_expire_num = 0;
|
|
int iga2_fifo_max_depth = 0, iga2_fifo_threshold =
|
|
0, iga2_fifo_high_threshold = 0, iga2_display_queue_expire_num = 0;
|
|
|
|
if (set_iga == IGA1) {
|
|
if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_K800) {
|
|
iga1_fifo_max_depth = K800_IGA1_FIFO_MAX_DEPTH;
|
|
iga1_fifo_threshold = K800_IGA1_FIFO_THRESHOLD;
|
|
iga1_fifo_high_threshold =
|
|
K800_IGA1_FIFO_HIGH_THRESHOLD;
|
|
/* If resolution > 1280x1024, expire length = 64, else
|
|
expire length = 128 */
|
|
if ((hor_active > 1280) && (ver_active > 1024))
|
|
iga1_display_queue_expire_num = 16;
|
|
else
|
|
iga1_display_queue_expire_num =
|
|
K800_IGA1_DISPLAY_QUEUE_EXPIRE_NUM;
|
|
|
|
}
|
|
|
|
if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_PM800) {
|
|
iga1_fifo_max_depth = P880_IGA1_FIFO_MAX_DEPTH;
|
|
iga1_fifo_threshold = P880_IGA1_FIFO_THRESHOLD;
|
|
iga1_fifo_high_threshold =
|
|
P880_IGA1_FIFO_HIGH_THRESHOLD;
|
|
iga1_display_queue_expire_num =
|
|
P880_IGA1_DISPLAY_QUEUE_EXPIRE_NUM;
|
|
|
|
/* If resolution > 1280x1024, expire length = 64, else
|
|
expire length = 128 */
|
|
if ((hor_active > 1280) && (ver_active > 1024))
|
|
iga1_display_queue_expire_num = 16;
|
|
else
|
|
iga1_display_queue_expire_num =
|
|
P880_IGA1_DISPLAY_QUEUE_EXPIRE_NUM;
|
|
}
|
|
|
|
if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_CN700) {
|
|
iga1_fifo_max_depth = CN700_IGA1_FIFO_MAX_DEPTH;
|
|
iga1_fifo_threshold = CN700_IGA1_FIFO_THRESHOLD;
|
|
iga1_fifo_high_threshold =
|
|
CN700_IGA1_FIFO_HIGH_THRESHOLD;
|
|
|
|
/* If resolution > 1280x1024, expire length = 64,
|
|
else expire length = 128 */
|
|
if ((hor_active > 1280) && (ver_active > 1024))
|
|
iga1_display_queue_expire_num = 16;
|
|
else
|
|
iga1_display_queue_expire_num =
|
|
CN700_IGA1_DISPLAY_QUEUE_EXPIRE_NUM;
|
|
}
|
|
|
|
if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_CX700) {
|
|
iga1_fifo_max_depth = CX700_IGA1_FIFO_MAX_DEPTH;
|
|
iga1_fifo_threshold = CX700_IGA1_FIFO_THRESHOLD;
|
|
iga1_fifo_high_threshold =
|
|
CX700_IGA1_FIFO_HIGH_THRESHOLD;
|
|
iga1_display_queue_expire_num =
|
|
CX700_IGA1_DISPLAY_QUEUE_EXPIRE_NUM;
|
|
}
|
|
|
|
if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_K8M890) {
|
|
iga1_fifo_max_depth = K8M890_IGA1_FIFO_MAX_DEPTH;
|
|
iga1_fifo_threshold = K8M890_IGA1_FIFO_THRESHOLD;
|
|
iga1_fifo_high_threshold =
|
|
K8M890_IGA1_FIFO_HIGH_THRESHOLD;
|
|
iga1_display_queue_expire_num =
|
|
K8M890_IGA1_DISPLAY_QUEUE_EXPIRE_NUM;
|
|
}
|
|
|
|
if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_P4M890) {
|
|
iga1_fifo_max_depth = P4M890_IGA1_FIFO_MAX_DEPTH;
|
|
iga1_fifo_threshold = P4M890_IGA1_FIFO_THRESHOLD;
|
|
iga1_fifo_high_threshold =
|
|
P4M890_IGA1_FIFO_HIGH_THRESHOLD;
|
|
iga1_display_queue_expire_num =
|
|
P4M890_IGA1_DISPLAY_QUEUE_EXPIRE_NUM;
|
|
}
|
|
|
|
if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_P4M900) {
|
|
iga1_fifo_max_depth = P4M900_IGA1_FIFO_MAX_DEPTH;
|
|
iga1_fifo_threshold = P4M900_IGA1_FIFO_THRESHOLD;
|
|
iga1_fifo_high_threshold =
|
|
P4M900_IGA1_FIFO_HIGH_THRESHOLD;
|
|
iga1_display_queue_expire_num =
|
|
P4M900_IGA1_DISPLAY_QUEUE_EXPIRE_NUM;
|
|
}
|
|
|
|
if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_VX800) {
|
|
iga1_fifo_max_depth = VX800_IGA1_FIFO_MAX_DEPTH;
|
|
iga1_fifo_threshold = VX800_IGA1_FIFO_THRESHOLD;
|
|
iga1_fifo_high_threshold =
|
|
VX800_IGA1_FIFO_HIGH_THRESHOLD;
|
|
iga1_display_queue_expire_num =
|
|
VX800_IGA1_DISPLAY_QUEUE_EXPIRE_NUM;
|
|
}
|
|
|
|
/* Set Display FIFO Depath Select */
|
|
reg_value = IGA1_FIFO_DEPTH_SELECT_FORMULA(iga1_fifo_max_depth);
|
|
viafb_load_reg_num =
|
|
display_fifo_depth_reg.iga1_fifo_depth_select_reg.reg_num;
|
|
reg = display_fifo_depth_reg.iga1_fifo_depth_select_reg.reg;
|
|
viafb_load_reg(reg_value, viafb_load_reg_num, reg, VIASR);
|
|
|
|
/* Set Display FIFO Threshold Select */
|
|
reg_value = IGA1_FIFO_THRESHOLD_FORMULA(iga1_fifo_threshold);
|
|
viafb_load_reg_num =
|
|
fifo_threshold_select_reg.
|
|
iga1_fifo_threshold_select_reg.reg_num;
|
|
reg =
|
|
fifo_threshold_select_reg.
|
|
iga1_fifo_threshold_select_reg.reg;
|
|
viafb_load_reg(reg_value, viafb_load_reg_num, reg, VIASR);
|
|
|
|
/* Set FIFO High Threshold Select */
|
|
reg_value =
|
|
IGA1_FIFO_HIGH_THRESHOLD_FORMULA(iga1_fifo_high_threshold);
|
|
viafb_load_reg_num =
|
|
fifo_high_threshold_select_reg.
|
|
iga1_fifo_high_threshold_select_reg.reg_num;
|
|
reg =
|
|
fifo_high_threshold_select_reg.
|
|
iga1_fifo_high_threshold_select_reg.reg;
|
|
viafb_load_reg(reg_value, viafb_load_reg_num, reg, VIASR);
|
|
|
|
/* Set Display Queue Expire Num */
|
|
reg_value =
|
|
IGA1_DISPLAY_QUEUE_EXPIRE_NUM_FORMULA
|
|
(iga1_display_queue_expire_num);
|
|
viafb_load_reg_num =
|
|
display_queue_expire_num_reg.
|
|
iga1_display_queue_expire_num_reg.reg_num;
|
|
reg =
|
|
display_queue_expire_num_reg.
|
|
iga1_display_queue_expire_num_reg.reg;
|
|
viafb_load_reg(reg_value, viafb_load_reg_num, reg, VIASR);
|
|
|
|
} else {
|
|
if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_K800) {
|
|
iga2_fifo_max_depth = K800_IGA2_FIFO_MAX_DEPTH;
|
|
iga2_fifo_threshold = K800_IGA2_FIFO_THRESHOLD;
|
|
iga2_fifo_high_threshold =
|
|
K800_IGA2_FIFO_HIGH_THRESHOLD;
|
|
|
|
/* If resolution > 1280x1024, expire length = 64,
|
|
else expire length = 128 */
|
|
if ((hor_active > 1280) && (ver_active > 1024))
|
|
iga2_display_queue_expire_num = 16;
|
|
else
|
|
iga2_display_queue_expire_num =
|
|
K800_IGA2_DISPLAY_QUEUE_EXPIRE_NUM;
|
|
}
|
|
|
|
if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_PM800) {
|
|
iga2_fifo_max_depth = P880_IGA2_FIFO_MAX_DEPTH;
|
|
iga2_fifo_threshold = P880_IGA2_FIFO_THRESHOLD;
|
|
iga2_fifo_high_threshold =
|
|
P880_IGA2_FIFO_HIGH_THRESHOLD;
|
|
|
|
/* If resolution > 1280x1024, expire length = 64,
|
|
else expire length = 128 */
|
|
if ((hor_active > 1280) && (ver_active > 1024))
|
|
iga2_display_queue_expire_num = 16;
|
|
else
|
|
iga2_display_queue_expire_num =
|
|
P880_IGA2_DISPLAY_QUEUE_EXPIRE_NUM;
|
|
}
|
|
|
|
if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_CN700) {
|
|
iga2_fifo_max_depth = CN700_IGA2_FIFO_MAX_DEPTH;
|
|
iga2_fifo_threshold = CN700_IGA2_FIFO_THRESHOLD;
|
|
iga2_fifo_high_threshold =
|
|
CN700_IGA2_FIFO_HIGH_THRESHOLD;
|
|
|
|
/* If resolution > 1280x1024, expire length = 64,
|
|
else expire length = 128 */
|
|
if ((hor_active > 1280) && (ver_active > 1024))
|
|
iga2_display_queue_expire_num = 16;
|
|
else
|
|
iga2_display_queue_expire_num =
|
|
CN700_IGA2_DISPLAY_QUEUE_EXPIRE_NUM;
|
|
}
|
|
|
|
if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_CX700) {
|
|
iga2_fifo_max_depth = CX700_IGA2_FIFO_MAX_DEPTH;
|
|
iga2_fifo_threshold = CX700_IGA2_FIFO_THRESHOLD;
|
|
iga2_fifo_high_threshold =
|
|
CX700_IGA2_FIFO_HIGH_THRESHOLD;
|
|
iga2_display_queue_expire_num =
|
|
CX700_IGA2_DISPLAY_QUEUE_EXPIRE_NUM;
|
|
}
|
|
|
|
if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_K8M890) {
|
|
iga2_fifo_max_depth = K8M890_IGA2_FIFO_MAX_DEPTH;
|
|
iga2_fifo_threshold = K8M890_IGA2_FIFO_THRESHOLD;
|
|
iga2_fifo_high_threshold =
|
|
K8M890_IGA2_FIFO_HIGH_THRESHOLD;
|
|
iga2_display_queue_expire_num =
|
|
K8M890_IGA2_DISPLAY_QUEUE_EXPIRE_NUM;
|
|
}
|
|
|
|
if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_P4M890) {
|
|
iga2_fifo_max_depth = P4M890_IGA2_FIFO_MAX_DEPTH;
|
|
iga2_fifo_threshold = P4M890_IGA2_FIFO_THRESHOLD;
|
|
iga2_fifo_high_threshold =
|
|
P4M890_IGA2_FIFO_HIGH_THRESHOLD;
|
|
iga2_display_queue_expire_num =
|
|
P4M890_IGA2_DISPLAY_QUEUE_EXPIRE_NUM;
|
|
}
|
|
|
|
if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_P4M900) {
|
|
iga2_fifo_max_depth = P4M900_IGA2_FIFO_MAX_DEPTH;
|
|
iga2_fifo_threshold = P4M900_IGA2_FIFO_THRESHOLD;
|
|
iga2_fifo_high_threshold =
|
|
P4M900_IGA2_FIFO_HIGH_THRESHOLD;
|
|
iga2_display_queue_expire_num =
|
|
P4M900_IGA2_DISPLAY_QUEUE_EXPIRE_NUM;
|
|
}
|
|
|
|
if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_VX800) {
|
|
iga2_fifo_max_depth = VX800_IGA2_FIFO_MAX_DEPTH;
|
|
iga2_fifo_threshold = VX800_IGA2_FIFO_THRESHOLD;
|
|
iga2_fifo_high_threshold =
|
|
VX800_IGA2_FIFO_HIGH_THRESHOLD;
|
|
iga2_display_queue_expire_num =
|
|
VX800_IGA2_DISPLAY_QUEUE_EXPIRE_NUM;
|
|
}
|
|
|
|
if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_K800) {
|
|
/* Set Display FIFO Depath Select */
|
|
reg_value =
|
|
IGA2_FIFO_DEPTH_SELECT_FORMULA(iga2_fifo_max_depth)
|
|
- 1;
|
|
/* Patch LCD in IGA2 case */
|
|
viafb_load_reg_num =
|
|
display_fifo_depth_reg.
|
|
iga2_fifo_depth_select_reg.reg_num;
|
|
reg =
|
|
display_fifo_depth_reg.
|
|
iga2_fifo_depth_select_reg.reg;
|
|
viafb_load_reg(reg_value,
|
|
viafb_load_reg_num, reg, VIACR);
|
|
} else {
|
|
|
|
/* Set Display FIFO Depath Select */
|
|
reg_value =
|
|
IGA2_FIFO_DEPTH_SELECT_FORMULA(iga2_fifo_max_depth);
|
|
viafb_load_reg_num =
|
|
display_fifo_depth_reg.
|
|
iga2_fifo_depth_select_reg.reg_num;
|
|
reg =
|
|
display_fifo_depth_reg.
|
|
iga2_fifo_depth_select_reg.reg;
|
|
viafb_load_reg(reg_value,
|
|
viafb_load_reg_num, reg, VIACR);
|
|
}
|
|
|
|
/* Set Display FIFO Threshold Select */
|
|
reg_value = IGA2_FIFO_THRESHOLD_FORMULA(iga2_fifo_threshold);
|
|
viafb_load_reg_num =
|
|
fifo_threshold_select_reg.
|
|
iga2_fifo_threshold_select_reg.reg_num;
|
|
reg =
|
|
fifo_threshold_select_reg.
|
|
iga2_fifo_threshold_select_reg.reg;
|
|
viafb_load_reg(reg_value, viafb_load_reg_num, reg, VIACR);
|
|
|
|
/* Set FIFO High Threshold Select */
|
|
reg_value =
|
|
IGA2_FIFO_HIGH_THRESHOLD_FORMULA(iga2_fifo_high_threshold);
|
|
viafb_load_reg_num =
|
|
fifo_high_threshold_select_reg.
|
|
iga2_fifo_high_threshold_select_reg.reg_num;
|
|
reg =
|
|
fifo_high_threshold_select_reg.
|
|
iga2_fifo_high_threshold_select_reg.reg;
|
|
viafb_load_reg(reg_value, viafb_load_reg_num, reg, VIACR);
|
|
|
|
/* Set Display Queue Expire Num */
|
|
reg_value =
|
|
IGA2_DISPLAY_QUEUE_EXPIRE_NUM_FORMULA
|
|
(iga2_display_queue_expire_num);
|
|
viafb_load_reg_num =
|
|
display_queue_expire_num_reg.
|
|
iga2_display_queue_expire_num_reg.reg_num;
|
|
reg =
|
|
display_queue_expire_num_reg.
|
|
iga2_display_queue_expire_num_reg.reg;
|
|
viafb_load_reg(reg_value, viafb_load_reg_num, reg, VIACR);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
u32 viafb_get_clk_value(int clk)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < NUM_TOTAL_PLL_TABLE; i++) {
|
|
if (clk == pll_value[i].clk) {
|
|
switch (viaparinfo->chip_info->gfx_chip_name) {
|
|
case UNICHROME_CLE266:
|
|
case UNICHROME_K400:
|
|
return pll_value[i].cle266_pll;
|
|
|
|
case UNICHROME_K800:
|
|
case UNICHROME_PM800:
|
|
case UNICHROME_CN700:
|
|
return pll_value[i].k800_pll;
|
|
|
|
case UNICHROME_CX700:
|
|
case UNICHROME_K8M890:
|
|
case UNICHROME_P4M890:
|
|
case UNICHROME_P4M900:
|
|
case UNICHROME_VX800:
|
|
return pll_value[i].cx700_pll;
|
|
}
|
|
}
|
|
}
|
|
|
|
DEBUG_MSG(KERN_INFO "Can't find match PLL value\n\n");
|
|
return 0;
|
|
}
|
|
|
|
/* Set VCLK*/
|
|
void viafb_set_vclock(u32 CLK, int set_iga)
|
|
{
|
|
unsigned char RegTemp;
|
|
|
|
/* H.W. Reset : ON */
|
|
viafb_write_reg_mask(CR17, VIACR, 0x00, BIT7);
|
|
|
|
if ((set_iga == IGA1) || (set_iga == IGA1_IGA2)) {
|
|
/* Change D,N FOR VCLK */
|
|
switch (viaparinfo->chip_info->gfx_chip_name) {
|
|
case UNICHROME_CLE266:
|
|
case UNICHROME_K400:
|
|
viafb_write_reg(SR46, VIASR, CLK / 0x100);
|
|
viafb_write_reg(SR47, VIASR, CLK % 0x100);
|
|
break;
|
|
|
|
case UNICHROME_K800:
|
|
case UNICHROME_PM800:
|
|
case UNICHROME_CN700:
|
|
case UNICHROME_CX700:
|
|
case UNICHROME_K8M890:
|
|
case UNICHROME_P4M890:
|
|
case UNICHROME_P4M900:
|
|
case UNICHROME_VX800:
|
|
viafb_write_reg(SR44, VIASR, CLK / 0x10000);
|
|
DEBUG_MSG(KERN_INFO "\nSR44=%x", CLK / 0x10000);
|
|
viafb_write_reg(SR45, VIASR, (CLK & 0xFFFF) / 0x100);
|
|
DEBUG_MSG(KERN_INFO "\nSR45=%x",
|
|
(CLK & 0xFFFF) / 0x100);
|
|
viafb_write_reg(SR46, VIASR, CLK % 0x100);
|
|
DEBUG_MSG(KERN_INFO "\nSR46=%x", CLK % 0x100);
|
|
break;
|
|
}
|
|
}
|
|
|
|
if ((set_iga == IGA2) || (set_iga == IGA1_IGA2)) {
|
|
/* Change D,N FOR LCK */
|
|
switch (viaparinfo->chip_info->gfx_chip_name) {
|
|
case UNICHROME_CLE266:
|
|
case UNICHROME_K400:
|
|
viafb_write_reg(SR44, VIASR, CLK / 0x100);
|
|
viafb_write_reg(SR45, VIASR, CLK % 0x100);
|
|
break;
|
|
|
|
case UNICHROME_K800:
|
|
case UNICHROME_PM800:
|
|
case UNICHROME_CN700:
|
|
case UNICHROME_CX700:
|
|
case UNICHROME_K8M890:
|
|
case UNICHROME_P4M890:
|
|
case UNICHROME_P4M900:
|
|
case UNICHROME_VX800:
|
|
viafb_write_reg(SR4A, VIASR, CLK / 0x10000);
|
|
viafb_write_reg(SR4B, VIASR, (CLK & 0xFFFF) / 0x100);
|
|
viafb_write_reg(SR4C, VIASR, CLK % 0x100);
|
|
break;
|
|
}
|
|
}
|
|
|
|
/* H.W. Reset : OFF */
|
|
viafb_write_reg_mask(CR17, VIACR, 0x80, BIT7);
|
|
|
|
/* Reset PLL */
|
|
if ((set_iga == IGA1) || (set_iga == IGA1_IGA2)) {
|
|
viafb_write_reg_mask(SR40, VIASR, 0x02, BIT1);
|
|
viafb_write_reg_mask(SR40, VIASR, 0x00, BIT1);
|
|
}
|
|
|
|
if ((set_iga == IGA2) || (set_iga == IGA1_IGA2)) {
|
|
viafb_write_reg_mask(SR40, VIASR, 0x01, BIT0);
|
|
viafb_write_reg_mask(SR40, VIASR, 0x00, BIT0);
|
|
}
|
|
|
|
/* Fire! */
|
|
RegTemp = inb(VIARMisc);
|
|
outb(RegTemp | (BIT2 + BIT3), VIAWMisc);
|
|
}
|
|
|
|
void viafb_load_crtc_timing(struct display_timing device_timing,
|
|
int set_iga)
|
|
{
|
|
int i;
|
|
int viafb_load_reg_num = 0;
|
|
int reg_value = 0;
|
|
struct io_register *reg = NULL;
|
|
|
|
viafb_unlock_crt();
|
|
|
|
for (i = 0; i < 12; i++) {
|
|
if (set_iga == IGA1) {
|
|
switch (i) {
|
|
case H_TOTAL_INDEX:
|
|
reg_value =
|
|
IGA1_HOR_TOTAL_FORMULA(device_timing.
|
|
hor_total);
|
|
viafb_load_reg_num =
|
|
iga1_crtc_reg.hor_total.reg_num;
|
|
reg = iga1_crtc_reg.hor_total.reg;
|
|
break;
|
|
case H_ADDR_INDEX:
|
|
reg_value =
|
|
IGA1_HOR_ADDR_FORMULA(device_timing.
|
|
hor_addr);
|
|
viafb_load_reg_num =
|
|
iga1_crtc_reg.hor_addr.reg_num;
|
|
reg = iga1_crtc_reg.hor_addr.reg;
|
|
break;
|
|
case H_BLANK_START_INDEX:
|
|
reg_value =
|
|
IGA1_HOR_BLANK_START_FORMULA
|
|
(device_timing.hor_blank_start);
|
|
viafb_load_reg_num =
|
|
iga1_crtc_reg.hor_blank_start.reg_num;
|
|
reg = iga1_crtc_reg.hor_blank_start.reg;
|
|
break;
|
|
case H_BLANK_END_INDEX:
|
|
reg_value =
|
|
IGA1_HOR_BLANK_END_FORMULA
|
|
(device_timing.hor_blank_start,
|
|
device_timing.hor_blank_end);
|
|
viafb_load_reg_num =
|
|
iga1_crtc_reg.hor_blank_end.reg_num;
|
|
reg = iga1_crtc_reg.hor_blank_end.reg;
|
|
break;
|
|
case H_SYNC_START_INDEX:
|
|
reg_value =
|
|
IGA1_HOR_SYNC_START_FORMULA
|
|
(device_timing.hor_sync_start);
|
|
viafb_load_reg_num =
|
|
iga1_crtc_reg.hor_sync_start.reg_num;
|
|
reg = iga1_crtc_reg.hor_sync_start.reg;
|
|
break;
|
|
case H_SYNC_END_INDEX:
|
|
reg_value =
|
|
IGA1_HOR_SYNC_END_FORMULA
|
|
(device_timing.hor_sync_start,
|
|
device_timing.hor_sync_end);
|
|
viafb_load_reg_num =
|
|
iga1_crtc_reg.hor_sync_end.reg_num;
|
|
reg = iga1_crtc_reg.hor_sync_end.reg;
|
|
break;
|
|
case V_TOTAL_INDEX:
|
|
reg_value =
|
|
IGA1_VER_TOTAL_FORMULA(device_timing.
|
|
ver_total);
|
|
viafb_load_reg_num =
|
|
iga1_crtc_reg.ver_total.reg_num;
|
|
reg = iga1_crtc_reg.ver_total.reg;
|
|
break;
|
|
case V_ADDR_INDEX:
|
|
reg_value =
|
|
IGA1_VER_ADDR_FORMULA(device_timing.
|
|
ver_addr);
|
|
viafb_load_reg_num =
|
|
iga1_crtc_reg.ver_addr.reg_num;
|
|
reg = iga1_crtc_reg.ver_addr.reg;
|
|
break;
|
|
case V_BLANK_START_INDEX:
|
|
reg_value =
|
|
IGA1_VER_BLANK_START_FORMULA
|
|
(device_timing.ver_blank_start);
|
|
viafb_load_reg_num =
|
|
iga1_crtc_reg.ver_blank_start.reg_num;
|
|
reg = iga1_crtc_reg.ver_blank_start.reg;
|
|
break;
|
|
case V_BLANK_END_INDEX:
|
|
reg_value =
|
|
IGA1_VER_BLANK_END_FORMULA
|
|
(device_timing.ver_blank_start,
|
|
device_timing.ver_blank_end);
|
|
viafb_load_reg_num =
|
|
iga1_crtc_reg.ver_blank_end.reg_num;
|
|
reg = iga1_crtc_reg.ver_blank_end.reg;
|
|
break;
|
|
case V_SYNC_START_INDEX:
|
|
reg_value =
|
|
IGA1_VER_SYNC_START_FORMULA
|
|
(device_timing.ver_sync_start);
|
|
viafb_load_reg_num =
|
|
iga1_crtc_reg.ver_sync_start.reg_num;
|
|
reg = iga1_crtc_reg.ver_sync_start.reg;
|
|
break;
|
|
case V_SYNC_END_INDEX:
|
|
reg_value =
|
|
IGA1_VER_SYNC_END_FORMULA
|
|
(device_timing.ver_sync_start,
|
|
device_timing.ver_sync_end);
|
|
viafb_load_reg_num =
|
|
iga1_crtc_reg.ver_sync_end.reg_num;
|
|
reg = iga1_crtc_reg.ver_sync_end.reg;
|
|
break;
|
|
|
|
}
|
|
}
|
|
|
|
if (set_iga == IGA2) {
|
|
switch (i) {
|
|
case H_TOTAL_INDEX:
|
|
reg_value =
|
|
IGA2_HOR_TOTAL_FORMULA(device_timing.
|
|
hor_total);
|
|
viafb_load_reg_num =
|
|
iga2_crtc_reg.hor_total.reg_num;
|
|
reg = iga2_crtc_reg.hor_total.reg;
|
|
break;
|
|
case H_ADDR_INDEX:
|
|
reg_value =
|
|
IGA2_HOR_ADDR_FORMULA(device_timing.
|
|
hor_addr);
|
|
viafb_load_reg_num =
|
|
iga2_crtc_reg.hor_addr.reg_num;
|
|
reg = iga2_crtc_reg.hor_addr.reg;
|
|
break;
|
|
case H_BLANK_START_INDEX:
|
|
reg_value =
|
|
IGA2_HOR_BLANK_START_FORMULA
|
|
(device_timing.hor_blank_start);
|
|
viafb_load_reg_num =
|
|
iga2_crtc_reg.hor_blank_start.reg_num;
|
|
reg = iga2_crtc_reg.hor_blank_start.reg;
|
|
break;
|
|
case H_BLANK_END_INDEX:
|
|
reg_value =
|
|
IGA2_HOR_BLANK_END_FORMULA
|
|
(device_timing.hor_blank_start,
|
|
device_timing.hor_blank_end);
|
|
viafb_load_reg_num =
|
|
iga2_crtc_reg.hor_blank_end.reg_num;
|
|
reg = iga2_crtc_reg.hor_blank_end.reg;
|
|
break;
|
|
case H_SYNC_START_INDEX:
|
|
reg_value =
|
|
IGA2_HOR_SYNC_START_FORMULA
|
|
(device_timing.hor_sync_start);
|
|
if (UNICHROME_CN700 <=
|
|
viaparinfo->chip_info->gfx_chip_name)
|
|
viafb_load_reg_num =
|
|
iga2_crtc_reg.hor_sync_start.
|
|
reg_num;
|
|
else
|
|
viafb_load_reg_num = 3;
|
|
reg = iga2_crtc_reg.hor_sync_start.reg;
|
|
break;
|
|
case H_SYNC_END_INDEX:
|
|
reg_value =
|
|
IGA2_HOR_SYNC_END_FORMULA
|
|
(device_timing.hor_sync_start,
|
|
device_timing.hor_sync_end);
|
|
viafb_load_reg_num =
|
|
iga2_crtc_reg.hor_sync_end.reg_num;
|
|
reg = iga2_crtc_reg.hor_sync_end.reg;
|
|
break;
|
|
case V_TOTAL_INDEX:
|
|
reg_value =
|
|
IGA2_VER_TOTAL_FORMULA(device_timing.
|
|
ver_total);
|
|
viafb_load_reg_num =
|
|
iga2_crtc_reg.ver_total.reg_num;
|
|
reg = iga2_crtc_reg.ver_total.reg;
|
|
break;
|
|
case V_ADDR_INDEX:
|
|
reg_value =
|
|
IGA2_VER_ADDR_FORMULA(device_timing.
|
|
ver_addr);
|
|
viafb_load_reg_num =
|
|
iga2_crtc_reg.ver_addr.reg_num;
|
|
reg = iga2_crtc_reg.ver_addr.reg;
|
|
break;
|
|
case V_BLANK_START_INDEX:
|
|
reg_value =
|
|
IGA2_VER_BLANK_START_FORMULA
|
|
(device_timing.ver_blank_start);
|
|
viafb_load_reg_num =
|
|
iga2_crtc_reg.ver_blank_start.reg_num;
|
|
reg = iga2_crtc_reg.ver_blank_start.reg;
|
|
break;
|
|
case V_BLANK_END_INDEX:
|
|
reg_value =
|
|
IGA2_VER_BLANK_END_FORMULA
|
|
(device_timing.ver_blank_start,
|
|
device_timing.ver_blank_end);
|
|
viafb_load_reg_num =
|
|
iga2_crtc_reg.ver_blank_end.reg_num;
|
|
reg = iga2_crtc_reg.ver_blank_end.reg;
|
|
break;
|
|
case V_SYNC_START_INDEX:
|
|
reg_value =
|
|
IGA2_VER_SYNC_START_FORMULA
|
|
(device_timing.ver_sync_start);
|
|
viafb_load_reg_num =
|
|
iga2_crtc_reg.ver_sync_start.reg_num;
|
|
reg = iga2_crtc_reg.ver_sync_start.reg;
|
|
break;
|
|
case V_SYNC_END_INDEX:
|
|
reg_value =
|
|
IGA2_VER_SYNC_END_FORMULA
|
|
(device_timing.ver_sync_start,
|
|
device_timing.ver_sync_end);
|
|
viafb_load_reg_num =
|
|
iga2_crtc_reg.ver_sync_end.reg_num;
|
|
reg = iga2_crtc_reg.ver_sync_end.reg;
|
|
break;
|
|
|
|
}
|
|
}
|
|
viafb_load_reg(reg_value, viafb_load_reg_num, reg, VIACR);
|
|
}
|
|
|
|
viafb_lock_crt();
|
|
}
|
|
|
|
void viafb_set_color_depth(int bpp_byte, int set_iga)
|
|
{
|
|
if (set_iga == IGA1) {
|
|
switch (bpp_byte) {
|
|
case MODE_8BPP:
|
|
viafb_write_reg_mask(SR15, VIASR, 0x22, 0x7E);
|
|
break;
|
|
case MODE_16BPP:
|
|
viafb_write_reg_mask(SR15, VIASR, 0xB6, 0xFE);
|
|
break;
|
|
case MODE_32BPP:
|
|
viafb_write_reg_mask(SR15, VIASR, 0xAE, 0xFE);
|
|
break;
|
|
}
|
|
} else {
|
|
switch (bpp_byte) {
|
|
case MODE_8BPP:
|
|
viafb_write_reg_mask(CR67, VIACR, 0x00, BIT6 + BIT7);
|
|
break;
|
|
case MODE_16BPP:
|
|
viafb_write_reg_mask(CR67, VIACR, 0x40, BIT6 + BIT7);
|
|
break;
|
|
case MODE_32BPP:
|
|
viafb_write_reg_mask(CR67, VIACR, 0xC0, BIT6 + BIT7);
|
|
break;
|
|
}
|
|
}
|
|
}
|
|
|
|
void viafb_fill_crtc_timing(struct crt_mode_table *crt_table,
|
|
int mode_index, int bpp_byte, int set_iga)
|
|
{
|
|
struct VideoModeTable *video_mode;
|
|
struct display_timing crt_reg;
|
|
int i;
|
|
int index = 0;
|
|
int h_addr, v_addr;
|
|
u32 pll_D_N;
|
|
|
|
video_mode = &CLE266Modes[search_mode_setting(mode_index)];
|
|
|
|
for (i = 0; i < video_mode->mode_array; i++) {
|
|
index = i;
|
|
|
|
if (crt_table[i].refresh_rate == viaparinfo->
|
|
crt_setting_info->refresh_rate)
|
|
break;
|
|
}
|
|
|
|
crt_reg = crt_table[index].crtc;
|
|
|
|
/* Mode 640x480 has border, but LCD/DFP didn't have border. */
|
|
/* So we would delete border. */
|
|
if ((viafb_LCD_ON | viafb_DVI_ON) && (mode_index == VIA_RES_640X480)
|
|
&& (viaparinfo->crt_setting_info->refresh_rate == 60)) {
|
|
/* The border is 8 pixels. */
|
|
crt_reg.hor_blank_start = crt_reg.hor_blank_start - 8;
|
|
|
|
/* Blanking time should add left and right borders. */
|
|
crt_reg.hor_blank_end = crt_reg.hor_blank_end + 16;
|
|
}
|
|
|
|
h_addr = crt_reg.hor_addr;
|
|
v_addr = crt_reg.ver_addr;
|
|
|
|
/* update polarity for CRT timing */
|
|
if (crt_table[index].h_sync_polarity == NEGATIVE) {
|
|
if (crt_table[index].v_sync_polarity == NEGATIVE)
|
|
outb((inb(VIARMisc) & (~(BIT6 + BIT7))) |
|
|
(BIT6 + BIT7), VIAWMisc);
|
|
else
|
|
outb((inb(VIARMisc) & (~(BIT6 + BIT7))) | (BIT6),
|
|
VIAWMisc);
|
|
} else {
|
|
if (crt_table[index].v_sync_polarity == NEGATIVE)
|
|
outb((inb(VIARMisc) & (~(BIT6 + BIT7))) | (BIT7),
|
|
VIAWMisc);
|
|
else
|
|
outb((inb(VIARMisc) & (~(BIT6 + BIT7))), VIAWMisc);
|
|
}
|
|
|
|
if (set_iga == IGA1) {
|
|
viafb_unlock_crt();
|
|
viafb_write_reg(CR09, VIACR, 0x00); /*initial CR09=0 */
|
|
viafb_write_reg_mask(CR11, VIACR, 0x00, BIT4 + BIT5 + BIT6);
|
|
viafb_write_reg_mask(CR17, VIACR, 0x00, BIT7);
|
|
}
|
|
|
|
switch (set_iga) {
|
|
case IGA1:
|
|
viafb_load_crtc_timing(crt_reg, IGA1);
|
|
break;
|
|
case IGA2:
|
|
viafb_load_crtc_timing(crt_reg, IGA2);
|
|
break;
|
|
}
|
|
|
|
load_fix_bit_crtc_reg();
|
|
viafb_lock_crt();
|
|
viafb_write_reg_mask(CR17, VIACR, 0x80, BIT7);
|
|
viafb_load_offset_reg(h_addr, bpp_byte, set_iga);
|
|
viafb_load_fetch_count_reg(h_addr, bpp_byte, set_iga);
|
|
|
|
/* load FIFO */
|
|
if ((viaparinfo->chip_info->gfx_chip_name != UNICHROME_CLE266)
|
|
&& (viaparinfo->chip_info->gfx_chip_name != UNICHROME_K400))
|
|
viafb_load_FIFO_reg(set_iga, h_addr, v_addr);
|
|
|
|
/* load SR Register About Memory and Color part */
|
|
viafb_set_color_depth(bpp_byte, set_iga);
|
|
|
|
pll_D_N = viafb_get_clk_value(crt_table[index].clk);
|
|
DEBUG_MSG(KERN_INFO "PLL=%x", pll_D_N);
|
|
viafb_set_vclock(pll_D_N, set_iga);
|
|
|
|
}
|
|
|
|
void viafb_init_chip_info(void)
|
|
{
|
|
init_gfx_chip_info();
|
|
init_tmds_chip_info();
|
|
init_lvds_chip_info();
|
|
|
|
viaparinfo->crt_setting_info->iga_path = IGA1;
|
|
viaparinfo->crt_setting_info->refresh_rate = viafb_refresh;
|
|
|
|
/*Set IGA path for each device */
|
|
viafb_set_iga_path();
|
|
|
|
viaparinfo->lvds_setting_info->display_method = viafb_lcd_dsp_method;
|
|
viaparinfo->lvds_setting_info->get_lcd_size_method =
|
|
GET_LCD_SIZE_BY_USER_SETTING;
|
|
viaparinfo->lvds_setting_info->lcd_mode = viafb_lcd_mode;
|
|
viaparinfo->lvds_setting_info2->display_method =
|
|
viaparinfo->lvds_setting_info->display_method;
|
|
viaparinfo->lvds_setting_info2->lcd_mode =
|
|
viaparinfo->lvds_setting_info->lcd_mode;
|
|
}
|
|
|
|
void viafb_update_device_setting(int hres, int vres,
|
|
int bpp, int vmode_refresh, int flag)
|
|
{
|
|
if (flag == 0) {
|
|
viaparinfo->crt_setting_info->h_active = hres;
|
|
viaparinfo->crt_setting_info->v_active = vres;
|
|
viaparinfo->crt_setting_info->bpp = bpp;
|
|
viaparinfo->crt_setting_info->refresh_rate =
|
|
vmode_refresh;
|
|
|
|
viaparinfo->tmds_setting_info->h_active = hres;
|
|
viaparinfo->tmds_setting_info->v_active = vres;
|
|
viaparinfo->tmds_setting_info->bpp = bpp;
|
|
viaparinfo->tmds_setting_info->refresh_rate =
|
|
vmode_refresh;
|
|
|
|
viaparinfo->lvds_setting_info->h_active = hres;
|
|
viaparinfo->lvds_setting_info->v_active = vres;
|
|
viaparinfo->lvds_setting_info->bpp = bpp;
|
|
viaparinfo->lvds_setting_info->refresh_rate =
|
|
vmode_refresh;
|
|
viaparinfo->lvds_setting_info2->h_active = hres;
|
|
viaparinfo->lvds_setting_info2->v_active = vres;
|
|
viaparinfo->lvds_setting_info2->bpp = bpp;
|
|
viaparinfo->lvds_setting_info2->refresh_rate =
|
|
vmode_refresh;
|
|
} else {
|
|
|
|
if (viaparinfo->tmds_setting_info->iga_path == IGA2) {
|
|
viaparinfo->tmds_setting_info->h_active = hres;
|
|
viaparinfo->tmds_setting_info->v_active = vres;
|
|
viaparinfo->tmds_setting_info->bpp = bpp;
|
|
viaparinfo->tmds_setting_info->refresh_rate =
|
|
vmode_refresh;
|
|
}
|
|
|
|
if (viaparinfo->lvds_setting_info->iga_path == IGA2) {
|
|
viaparinfo->lvds_setting_info->h_active = hres;
|
|
viaparinfo->lvds_setting_info->v_active = vres;
|
|
viaparinfo->lvds_setting_info->bpp = bpp;
|
|
viaparinfo->lvds_setting_info->refresh_rate =
|
|
vmode_refresh;
|
|
}
|
|
if (IGA2 == viaparinfo->lvds_setting_info2->iga_path) {
|
|
viaparinfo->lvds_setting_info2->h_active = hres;
|
|
viaparinfo->lvds_setting_info2->v_active = vres;
|
|
viaparinfo->lvds_setting_info2->bpp = bpp;
|
|
viaparinfo->lvds_setting_info2->refresh_rate =
|
|
vmode_refresh;
|
|
}
|
|
}
|
|
}
|
|
|
|
static void init_gfx_chip_info(void)
|
|
{
|
|
struct pci_dev *pdev = NULL;
|
|
u32 i;
|
|
u8 tmp;
|
|
|
|
/* Indentify GFX Chip Name */
|
|
for (i = 0; pciidlist[i].vendor != 0; i++) {
|
|
pdev = pci_get_device(pciidlist[i].vendor,
|
|
pciidlist[i].device, 0);
|
|
if (pdev)
|
|
break;
|
|
}
|
|
|
|
if (!pciidlist[i].vendor)
|
|
return ;
|
|
|
|
viaparinfo->chip_info->gfx_chip_name = pciidlist[i].chip_index;
|
|
|
|
/* Check revision of CLE266 Chip */
|
|
if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_CLE266) {
|
|
/* CR4F only define in CLE266.CX chip */
|
|
tmp = viafb_read_reg(VIACR, CR4F);
|
|
viafb_write_reg(CR4F, VIACR, 0x55);
|
|
if (viafb_read_reg(VIACR, CR4F) != 0x55)
|
|
viaparinfo->chip_info->gfx_chip_revision =
|
|
CLE266_REVISION_AX;
|
|
else
|
|
viaparinfo->chip_info->gfx_chip_revision =
|
|
CLE266_REVISION_CX;
|
|
/* restore orignal CR4F value */
|
|
viafb_write_reg(CR4F, VIACR, tmp);
|
|
}
|
|
|
|
if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_CX700) {
|
|
tmp = viafb_read_reg(VIASR, SR43);
|
|
DEBUG_MSG(KERN_INFO "SR43:%X\n", tmp);
|
|
if (tmp & 0x02) {
|
|
viaparinfo->chip_info->gfx_chip_revision =
|
|
CX700_REVISION_700M2;
|
|
} else if (tmp & 0x40) {
|
|
viaparinfo->chip_info->gfx_chip_revision =
|
|
CX700_REVISION_700M;
|
|
} else {
|
|
viaparinfo->chip_info->gfx_chip_revision =
|
|
CX700_REVISION_700;
|
|
}
|
|
}
|
|
|
|
pci_dev_put(pdev);
|
|
}
|
|
|
|
static void init_tmds_chip_info(void)
|
|
{
|
|
viafb_tmds_trasmitter_identify();
|
|
|
|
if (INTERFACE_NONE == viaparinfo->chip_info->tmds_chip_info.
|
|
output_interface) {
|
|
switch (viaparinfo->chip_info->gfx_chip_name) {
|
|
case UNICHROME_CX700:
|
|
{
|
|
/* we should check support by hardware layout.*/
|
|
if ((viafb_display_hardware_layout ==
|
|
HW_LAYOUT_DVI_ONLY)
|
|
|| (viafb_display_hardware_layout ==
|
|
HW_LAYOUT_LCD_DVI)) {
|
|
viaparinfo->chip_info->tmds_chip_info.
|
|
output_interface = INTERFACE_TMDS;
|
|
} else {
|
|
viaparinfo->chip_info->tmds_chip_info.
|
|
output_interface =
|
|
INTERFACE_NONE;
|
|
}
|
|
break;
|
|
}
|
|
case UNICHROME_K8M890:
|
|
case UNICHROME_P4M900:
|
|
case UNICHROME_P4M890:
|
|
/* TMDS on PCIE, we set DFPLOW as default. */
|
|
viaparinfo->chip_info->tmds_chip_info.output_interface =
|
|
INTERFACE_DFP_LOW;
|
|
break;
|
|
default:
|
|
{
|
|
/* set DVP1 default for DVI */
|
|
viaparinfo->chip_info->tmds_chip_info
|
|
.output_interface = INTERFACE_DVP1;
|
|
}
|
|
}
|
|
}
|
|
|
|
DEBUG_MSG(KERN_INFO "TMDS Chip = %d\n",
|
|
viaparinfo->chip_info->tmds_chip_info.tmds_chip_name);
|
|
viaparinfo->tmds_setting_info->get_dvi_size_method =
|
|
GET_DVI_SIZE_BY_VGA_BIOS;
|
|
viafb_init_dvi_size();
|
|
}
|
|
|
|
static void init_lvds_chip_info(void)
|
|
{
|
|
if (viafb_lcd_panel_id > LCD_PANEL_ID_MAXIMUM)
|
|
viaparinfo->lvds_setting_info->get_lcd_size_method =
|
|
GET_LCD_SIZE_BY_VGA_BIOS;
|
|
else
|
|
viaparinfo->lvds_setting_info->get_lcd_size_method =
|
|
GET_LCD_SIZE_BY_USER_SETTING;
|
|
|
|
viafb_lvds_trasmitter_identify();
|
|
viafb_init_lcd_size();
|
|
viafb_init_lvds_output_interface(&viaparinfo->chip_info->lvds_chip_info,
|
|
viaparinfo->lvds_setting_info);
|
|
if (viaparinfo->chip_info->lvds_chip_info2.lvds_chip_name) {
|
|
viafb_init_lvds_output_interface(&viaparinfo->chip_info->
|
|
lvds_chip_info2, viaparinfo->lvds_setting_info2);
|
|
}
|
|
/*If CX700,two singel LCD, we need to reassign
|
|
LCD interface to different LVDS port */
|
|
if ((UNICHROME_CX700 == viaparinfo->chip_info->gfx_chip_name)
|
|
&& (HW_LAYOUT_LCD1_LCD2 == viafb_display_hardware_layout)) {
|
|
if ((INTEGRATED_LVDS == viaparinfo->chip_info->lvds_chip_info.
|
|
lvds_chip_name) && (INTEGRATED_LVDS ==
|
|
viaparinfo->chip_info->
|
|
lvds_chip_info2.lvds_chip_name)) {
|
|
viaparinfo->chip_info->lvds_chip_info.output_interface =
|
|
INTERFACE_LVDS0;
|
|
viaparinfo->chip_info->lvds_chip_info2.
|
|
output_interface =
|
|
INTERFACE_LVDS1;
|
|
}
|
|
}
|
|
|
|
DEBUG_MSG(KERN_INFO "LVDS Chip = %d\n",
|
|
viaparinfo->chip_info->lvds_chip_info.lvds_chip_name);
|
|
DEBUG_MSG(KERN_INFO "LVDS1 output_interface = %d\n",
|
|
viaparinfo->chip_info->lvds_chip_info.output_interface);
|
|
DEBUG_MSG(KERN_INFO "LVDS2 output_interface = %d\n",
|
|
viaparinfo->chip_info->lvds_chip_info.output_interface);
|
|
}
|
|
|
|
void viafb_init_dac(int set_iga)
|
|
{
|
|
int i;
|
|
u8 tmp;
|
|
|
|
if (set_iga == IGA1) {
|
|
/* access Primary Display's LUT */
|
|
viafb_write_reg_mask(SR1A, VIASR, 0x00, BIT0);
|
|
/* turn off LCK */
|
|
viafb_write_reg_mask(SR1B, VIASR, 0x00, BIT7 + BIT6);
|
|
for (i = 0; i < 256; i++) {
|
|
write_dac_reg(i, palLUT_table[i].red,
|
|
palLUT_table[i].green,
|
|
palLUT_table[i].blue);
|
|
}
|
|
/* turn on LCK */
|
|
viafb_write_reg_mask(SR1B, VIASR, 0xC0, BIT7 + BIT6);
|
|
} else {
|
|
tmp = viafb_read_reg(VIACR, CR6A);
|
|
/* access Secondary Display's LUT */
|
|
viafb_write_reg_mask(CR6A, VIACR, 0x40, BIT6);
|
|
viafb_write_reg_mask(SR1A, VIASR, 0x01, BIT0);
|
|
for (i = 0; i < 256; i++) {
|
|
write_dac_reg(i, palLUT_table[i].red,
|
|
palLUT_table[i].green,
|
|
palLUT_table[i].blue);
|
|
}
|
|
/* set IGA1 DAC for default */
|
|
viafb_write_reg_mask(SR1A, VIASR, 0x00, BIT0);
|
|
viafb_write_reg(CR6A, VIACR, tmp);
|
|
}
|
|
}
|
|
|
|
static void device_screen_off(void)
|
|
{
|
|
/* turn off CRT screen (IGA1) */
|
|
viafb_write_reg_mask(SR01, VIASR, 0x20, BIT5);
|
|
}
|
|
|
|
static void device_screen_on(void)
|
|
{
|
|
/* turn on CRT screen (IGA1) */
|
|
viafb_write_reg_mask(SR01, VIASR, 0x00, BIT5);
|
|
}
|
|
|
|
static void set_display_channel(void)
|
|
{
|
|
/*If viafb_LCD2_ON, on cx700, internal lvds's information
|
|
is keeped on lvds_setting_info2 */
|
|
if (viafb_LCD2_ON &&
|
|
viaparinfo->lvds_setting_info2->device_lcd_dualedge) {
|
|
/* For dual channel LCD: */
|
|
/* Set to Dual LVDS channel. */
|
|
viafb_write_reg_mask(CRD2, VIACR, 0x20, BIT4 + BIT5);
|
|
} else if (viafb_LCD_ON && viafb_DVI_ON) {
|
|
/* For LCD+DFP: */
|
|
/* Set to LVDS1 + TMDS channel. */
|
|
viafb_write_reg_mask(CRD2, VIACR, 0x10, BIT4 + BIT5);
|
|
} else if (viafb_DVI_ON) {
|
|
/* Set to single TMDS channel. */
|
|
viafb_write_reg_mask(CRD2, VIACR, 0x30, BIT4 + BIT5);
|
|
} else if (viafb_LCD_ON) {
|
|
if (viaparinfo->lvds_setting_info->device_lcd_dualedge) {
|
|
/* For dual channel LCD: */
|
|
/* Set to Dual LVDS channel. */
|
|
viafb_write_reg_mask(CRD2, VIACR, 0x20, BIT4 + BIT5);
|
|
} else {
|
|
/* Set to LVDS0 + LVDS1 channel. */
|
|
viafb_write_reg_mask(CRD2, VIACR, 0x00, BIT4 + BIT5);
|
|
}
|
|
}
|
|
}
|
|
|
|
int viafb_setmode(int vmode_index, int hor_res, int ver_res, int video_bpp,
|
|
int vmode_index1, int hor_res1, int ver_res1, int video_bpp1)
|
|
{
|
|
int i, j;
|
|
int port;
|
|
u8 value, index, mask;
|
|
struct VideoModeTable *vmode_tbl;
|
|
struct crt_mode_table *crt_timing;
|
|
struct VideoModeTable *vmode_tbl1 = NULL;
|
|
struct crt_mode_table *crt_timing1 = NULL;
|
|
|
|
DEBUG_MSG(KERN_INFO "Set Mode!!\n");
|
|
DEBUG_MSG(KERN_INFO
|
|
"vmode_index=%d hor_res=%d ver_res=%d video_bpp=%d\n",
|
|
vmode_index, hor_res, ver_res, video_bpp);
|
|
|
|
device_screen_off();
|
|
vmode_tbl = &CLE266Modes[search_mode_setting(vmode_index)];
|
|
crt_timing = vmode_tbl->crtc;
|
|
|
|
if (viafb_SAMM_ON == 1) {
|
|
vmode_tbl1 = &CLE266Modes[search_mode_setting(vmode_index1)];
|
|
crt_timing1 = vmode_tbl1->crtc;
|
|
}
|
|
|
|
inb(VIAStatus);
|
|
outb(0x00, VIAAR);
|
|
|
|
/* Write Common Setting for Video Mode */
|
|
switch (viaparinfo->chip_info->gfx_chip_name) {
|
|
case UNICHROME_CLE266:
|
|
viafb_write_regx(CLE266_ModeXregs, NUM_TOTAL_CLE266_ModeXregs);
|
|
break;
|
|
|
|
case UNICHROME_K400:
|
|
viafb_write_regx(KM400_ModeXregs, NUM_TOTAL_KM400_ModeXregs);
|
|
break;
|
|
|
|
case UNICHROME_K800:
|
|
case UNICHROME_PM800:
|
|
viafb_write_regx(CN400_ModeXregs, NUM_TOTAL_CN400_ModeXregs);
|
|
break;
|
|
|
|
case UNICHROME_CN700:
|
|
case UNICHROME_K8M890:
|
|
case UNICHROME_P4M890:
|
|
case UNICHROME_P4M900:
|
|
viafb_write_regx(CN700_ModeXregs, NUM_TOTAL_CN700_ModeXregs);
|
|
break;
|
|
|
|
case UNICHROME_CX700:
|
|
viafb_write_regx(CX700_ModeXregs, NUM_TOTAL_CX700_ModeXregs);
|
|
|
|
case UNICHROME_VX800:
|
|
viafb_write_regx(VX800_ModeXregs, NUM_TOTAL_VX800_ModeXregs);
|
|
|
|
break;
|
|
}
|
|
|
|
device_off();
|
|
|
|
/* Fill VPIT Parameters */
|
|
/* Write Misc Register */
|
|
outb(VPIT.Misc, VIAWMisc);
|
|
|
|
/* Write Sequencer */
|
|
for (i = 1; i <= StdSR; i++) {
|
|
outb(i, VIASR);
|
|
outb(VPIT.SR[i - 1], VIASR + 1);
|
|
}
|
|
|
|
viafb_set_start_addr();
|
|
viafb_set_iga_path();
|
|
|
|
/* Write CRTC */
|
|
viafb_fill_crtc_timing(crt_timing, vmode_index, video_bpp / 8, IGA1);
|
|
|
|
/* Write Graphic Controller */
|
|
for (i = 0; i < StdGR; i++) {
|
|
outb(i, VIAGR);
|
|
outb(VPIT.GR[i], VIAGR + 1);
|
|
}
|
|
|
|
/* Write Attribute Controller */
|
|
for (i = 0; i < StdAR; i++) {
|
|
inb(VIAStatus);
|
|
outb(i, VIAAR);
|
|
outb(VPIT.AR[i], VIAAR);
|
|
}
|
|
|
|
inb(VIAStatus);
|
|
outb(0x20, VIAAR);
|
|
|
|
/* Update Patch Register */
|
|
|
|
if ((viaparinfo->chip_info->gfx_chip_name == UNICHROME_CLE266)
|
|
|| (viaparinfo->chip_info->gfx_chip_name == UNICHROME_K400)) {
|
|
for (i = 0; i < NUM_TOTAL_PATCH_MODE; i++) {
|
|
if (res_patch_table[i].mode_index == vmode_index) {
|
|
for (j = 0;
|
|
j < res_patch_table[i].table_length; j++) {
|
|
index =
|
|
res_patch_table[i].
|
|
io_reg_table[j].index;
|
|
port =
|
|
res_patch_table[i].
|
|
io_reg_table[j].port;
|
|
value =
|
|
res_patch_table[i].
|
|
io_reg_table[j].value;
|
|
mask =
|
|
res_patch_table[i].
|
|
io_reg_table[j].mask;
|
|
viafb_write_reg_mask(index, port, value,
|
|
mask);
|
|
}
|
|
}
|
|
}
|
|
}
|
|
|
|
if (viafb_SAMM_ON == 1) {
|
|
if ((viaparinfo->chip_info->gfx_chip_name == UNICHROME_CLE266)
|
|
|| (viaparinfo->chip_info->gfx_chip_name ==
|
|
UNICHROME_K400)) {
|
|
for (i = 0; i < NUM_TOTAL_PATCH_MODE; i++) {
|
|
if (res_patch_table[i].mode_index ==
|
|
vmode_index1) {
|
|
for (j = 0;
|
|
j <
|
|
res_patch_table[i].
|
|
table_length; j++) {
|
|
index =
|
|
res_patch_table[i].
|
|
io_reg_table[j].index;
|
|
port =
|
|
res_patch_table[i].
|
|
io_reg_table[j].port;
|
|
value =
|
|
res_patch_table[i].
|
|
io_reg_table[j].value;
|
|
mask =
|
|
res_patch_table[i].
|
|
io_reg_table[j].mask;
|
|
viafb_write_reg_mask(index,
|
|
port, value, mask);
|
|
}
|
|
}
|
|
}
|
|
}
|
|
}
|
|
|
|
/* Update Refresh Rate Setting */
|
|
|
|
/* Clear On Screen */
|
|
|
|
/* CRT set mode */
|
|
if (viafb_CRT_ON) {
|
|
if (viafb_SAMM_ON && (viaparinfo->crt_setting_info->iga_path ==
|
|
IGA2)) {
|
|
viafb_fill_crtc_timing(crt_timing1, vmode_index1,
|
|
video_bpp1 / 8,
|
|
viaparinfo->crt_setting_info->iga_path);
|
|
} else {
|
|
viafb_fill_crtc_timing(crt_timing, vmode_index,
|
|
video_bpp / 8,
|
|
viaparinfo->crt_setting_info->iga_path);
|
|
}
|
|
|
|
set_crt_output_path(viaparinfo->crt_setting_info->iga_path);
|
|
|
|
/* Patch if set_hres is not 8 alignment (1366) to viafb_setmode
|
|
to 8 alignment (1368),there is several pixels (2 pixels)
|
|
on right side of screen. */
|
|
if (hor_res % 8) {
|
|
viafb_unlock_crt();
|
|
viafb_write_reg(CR02, VIACR,
|
|
viafb_read_reg(VIACR, CR02) - 1);
|
|
viafb_lock_crt();
|
|
}
|
|
}
|
|
|
|
if (viafb_DVI_ON) {
|
|
if (viafb_SAMM_ON &&
|
|
(viaparinfo->tmds_setting_info->iga_path == IGA2)) {
|
|
viafb_dvi_set_mode(viafb_get_mode_index
|
|
(viaparinfo->tmds_setting_info->h_active,
|
|
viaparinfo->tmds_setting_info->
|
|
v_active),
|
|
video_bpp1, viaparinfo->
|
|
tmds_setting_info->iga_path);
|
|
} else {
|
|
viafb_dvi_set_mode(viafb_get_mode_index
|
|
(viaparinfo->tmds_setting_info->h_active,
|
|
viaparinfo->
|
|
tmds_setting_info->v_active),
|
|
video_bpp, viaparinfo->
|
|
tmds_setting_info->iga_path);
|
|
}
|
|
}
|
|
|
|
if (viafb_LCD_ON) {
|
|
if (viafb_SAMM_ON &&
|
|
(viaparinfo->lvds_setting_info->iga_path == IGA2)) {
|
|
viaparinfo->lvds_setting_info->bpp = video_bpp1;
|
|
viafb_lcd_set_mode(crt_timing1, viaparinfo->
|
|
lvds_setting_info,
|
|
&viaparinfo->chip_info->lvds_chip_info);
|
|
} else {
|
|
/* IGA1 doesn't have LCD scaling, so set it center. */
|
|
if (viaparinfo->lvds_setting_info->iga_path == IGA1) {
|
|
viaparinfo->lvds_setting_info->display_method =
|
|
LCD_CENTERING;
|
|
}
|
|
viaparinfo->lvds_setting_info->bpp = video_bpp;
|
|
viafb_lcd_set_mode(crt_timing, viaparinfo->
|
|
lvds_setting_info,
|
|
&viaparinfo->chip_info->lvds_chip_info);
|
|
}
|
|
}
|
|
if (viafb_LCD2_ON) {
|
|
if (viafb_SAMM_ON &&
|
|
(viaparinfo->lvds_setting_info2->iga_path == IGA2)) {
|
|
viaparinfo->lvds_setting_info2->bpp = video_bpp1;
|
|
viafb_lcd_set_mode(crt_timing1, viaparinfo->
|
|
lvds_setting_info2,
|
|
&viaparinfo->chip_info->lvds_chip_info2);
|
|
} else {
|
|
/* IGA1 doesn't have LCD scaling, so set it center. */
|
|
if (viaparinfo->lvds_setting_info2->iga_path == IGA1) {
|
|
viaparinfo->lvds_setting_info2->display_method =
|
|
LCD_CENTERING;
|
|
}
|
|
viaparinfo->lvds_setting_info2->bpp = video_bpp;
|
|
viafb_lcd_set_mode(crt_timing, viaparinfo->
|
|
lvds_setting_info2,
|
|
&viaparinfo->chip_info->lvds_chip_info2);
|
|
}
|
|
}
|
|
|
|
if ((viaparinfo->chip_info->gfx_chip_name == UNICHROME_CX700)
|
|
&& (viafb_LCD_ON || viafb_DVI_ON))
|
|
set_display_channel();
|
|
|
|
/* If set mode normally, save resolution information for hot-plug . */
|
|
if (!viafb_hotplug) {
|
|
viafb_hotplug_Xres = hor_res;
|
|
viafb_hotplug_Yres = ver_res;
|
|
viafb_hotplug_bpp = video_bpp;
|
|
viafb_hotplug_refresh = viafb_refresh;
|
|
|
|
if (viafb_DVI_ON)
|
|
viafb_DeviceStatus = DVI_Device;
|
|
else
|
|
viafb_DeviceStatus = CRT_Device;
|
|
}
|
|
device_on();
|
|
|
|
if (viafb_SAMM_ON == 1)
|
|
viafb_write_reg_mask(CR6A, VIACR, 0xC0, BIT6 + BIT7);
|
|
|
|
device_screen_on();
|
|
return 1;
|
|
}
|
|
|
|
int viafb_get_pixclock(int hres, int vres, int vmode_refresh)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < NUM_TOTAL_RES_MAP_REFRESH; i++) {
|
|
if ((hres == res_map_refresh_tbl[i].hres)
|
|
&& (vres == res_map_refresh_tbl[i].vres)
|
|
&& (vmode_refresh == res_map_refresh_tbl[i].vmode_refresh))
|
|
return res_map_refresh_tbl[i].pixclock;
|
|
}
|
|
return RES_640X480_60HZ_PIXCLOCK;
|
|
|
|
}
|
|
|
|
int viafb_get_refresh(int hres, int vres, u32 long_refresh)
|
|
{
|
|
#define REFRESH_TOLERANCE 3
|
|
int i, nearest = -1, diff = REFRESH_TOLERANCE;
|
|
for (i = 0; i < NUM_TOTAL_RES_MAP_REFRESH; i++) {
|
|
if ((hres == res_map_refresh_tbl[i].hres)
|
|
&& (vres == res_map_refresh_tbl[i].vres)
|
|
&& (diff > (abs(long_refresh -
|
|
res_map_refresh_tbl[i].vmode_refresh)))) {
|
|
diff = abs(long_refresh - res_map_refresh_tbl[i].
|
|
vmode_refresh);
|
|
nearest = i;
|
|
}
|
|
}
|
|
#undef REFRESH_TOLERANCE
|
|
if (nearest > 0)
|
|
return res_map_refresh_tbl[nearest].vmode_refresh;
|
|
return 60;
|
|
}
|
|
|
|
static void device_off(void)
|
|
{
|
|
viafb_crt_disable();
|
|
viafb_dvi_disable();
|
|
viafb_lcd_disable();
|
|
}
|
|
|
|
static void device_on(void)
|
|
{
|
|
if (viafb_CRT_ON == 1)
|
|
viafb_crt_enable();
|
|
if (viafb_DVI_ON == 1)
|
|
viafb_dvi_enable();
|
|
if (viafb_LCD_ON == 1)
|
|
viafb_lcd_enable();
|
|
}
|
|
|
|
void viafb_crt_disable(void)
|
|
{
|
|
viafb_write_reg_mask(CR36, VIACR, BIT5 + BIT4, BIT5 + BIT4);
|
|
}
|
|
|
|
void viafb_crt_enable(void)
|
|
{
|
|
viafb_write_reg_mask(CR36, VIACR, 0x0, BIT5 + BIT4);
|
|
}
|
|
|
|
void viafb_get_mmio_info(unsigned long *mmio_base,
|
|
unsigned long *mmio_len)
|
|
{
|
|
struct pci_dev *pdev = NULL;
|
|
u32 vendor, device;
|
|
u32 i;
|
|
|
|
for (i = 0; pciidlist[i].vendor != 0; i++)
|
|
if (viaparinfo->chip_info->gfx_chip_name ==
|
|
pciidlist[i].chip_index)
|
|
break;
|
|
|
|
if (!pciidlist[i].vendor)
|
|
return ;
|
|
|
|
vendor = pciidlist[i].vendor;
|
|
device = pciidlist[i].device;
|
|
|
|
pdev = pci_get_device(vendor, device, NULL);
|
|
|
|
if (!pdev) {
|
|
*mmio_base = 0;
|
|
*mmio_len = 0;
|
|
return ;
|
|
}
|
|
|
|
*mmio_base = pci_resource_start(pdev, 1);
|
|
*mmio_len = pci_resource_len(pdev, 1);
|
|
|
|
pci_dev_put(pdev);
|
|
}
|
|
|
|
static void enable_second_display_channel(void)
|
|
{
|
|
/* to enable second display channel. */
|
|
viafb_write_reg_mask(CR6A, VIACR, 0x00, BIT6);
|
|
viafb_write_reg_mask(CR6A, VIACR, BIT7, BIT7);
|
|
viafb_write_reg_mask(CR6A, VIACR, BIT6, BIT6);
|
|
}
|
|
|
|
static void disable_second_display_channel(void)
|
|
{
|
|
/* to disable second display channel. */
|
|
viafb_write_reg_mask(CR6A, VIACR, 0x00, BIT6);
|
|
viafb_write_reg_mask(CR6A, VIACR, 0x00, BIT7);
|
|
viafb_write_reg_mask(CR6A, VIACR, BIT6, BIT6);
|
|
}
|
|
|
|
void viafb_get_fb_info(unsigned int *fb_base, unsigned int *fb_len)
|
|
{
|
|
struct pci_dev *pdev = NULL;
|
|
u32 vendor, device;
|
|
u32 i;
|
|
|
|
for (i = 0; pciidlist[i].vendor != 0; i++)
|
|
if (viaparinfo->chip_info->gfx_chip_name ==
|
|
pciidlist[i].chip_index)
|
|
break;
|
|
|
|
if (!pciidlist[i].vendor)
|
|
return ;
|
|
|
|
vendor = pciidlist[i].vendor;
|
|
device = pciidlist[i].device;
|
|
|
|
pdev = pci_get_device(vendor, device, NULL);
|
|
|
|
if (!pdev) {
|
|
*fb_base = viafb_read_reg(VIASR, SR30) << 24;
|
|
*fb_len = viafb_get_memsize();
|
|
DEBUG_MSG(KERN_INFO "Get FB info from SR30!\n");
|
|
DEBUG_MSG(KERN_INFO "fb_base = %08x\n", *fb_base);
|
|
DEBUG_MSG(KERN_INFO "fb_len = %08x\n", *fb_len);
|
|
return ;
|
|
}
|
|
|
|
*fb_base = (unsigned int)pci_resource_start(pdev, 0);
|
|
*fb_len = get_fb_size_from_pci();
|
|
DEBUG_MSG(KERN_INFO "Get FB info from PCI system!\n");
|
|
DEBUG_MSG(KERN_INFO "fb_base = %08x\n", *fb_base);
|
|
DEBUG_MSG(KERN_INFO "fb_len = %08x\n", *fb_len);
|
|
|
|
pci_dev_put(pdev);
|
|
}
|
|
|
|
static int get_fb_size_from_pci(void)
|
|
{
|
|
unsigned long configid, deviceid, FBSize = 0;
|
|
int VideoMemSize;
|
|
int DeviceFound = false;
|
|
|
|
for (configid = 0x80000000; configid < 0x80010800; configid += 0x100) {
|
|
outl(configid, (unsigned long)0xCF8);
|
|
deviceid = (inl((unsigned long)0xCFC) >> 16) & 0xffff;
|
|
|
|
switch (deviceid) {
|
|
case CLE266:
|
|
case KM400:
|
|
outl(configid + 0xE0, (unsigned long)0xCF8);
|
|
FBSize = inl((unsigned long)0xCFC);
|
|
DeviceFound = true; /* Found device id */
|
|
break;
|
|
|
|
case CN400_FUNCTION3:
|
|
case CN700_FUNCTION3:
|
|
case CX700_FUNCTION3:
|
|
case KM800_FUNCTION3:
|
|
case KM890_FUNCTION3:
|
|
case P4M890_FUNCTION3:
|
|
case P4M900_FUNCTION3:
|
|
case VX800_FUNCTION3:
|
|
/*case CN750_FUNCTION3: */
|
|
outl(configid + 0xA0, (unsigned long)0xCF8);
|
|
FBSize = inl((unsigned long)0xCFC);
|
|
DeviceFound = true; /* Found device id */
|
|
break;
|
|
|
|
default:
|
|
break;
|
|
}
|
|
|
|
if (DeviceFound)
|
|
break;
|
|
}
|
|
|
|
DEBUG_MSG(KERN_INFO "Device ID = %lx\n", deviceid);
|
|
|
|
FBSize = FBSize & 0x00007000;
|
|
DEBUG_MSG(KERN_INFO "FB Size = %x\n", FBSize);
|
|
|
|
if (viaparinfo->chip_info->gfx_chip_name < UNICHROME_CX700) {
|
|
switch (FBSize) {
|
|
case 0x00004000:
|
|
VideoMemSize = (16 << 20); /*16M */
|
|
break;
|
|
|
|
case 0x00005000:
|
|
VideoMemSize = (32 << 20); /*32M */
|
|
break;
|
|
|
|
case 0x00006000:
|
|
VideoMemSize = (64 << 20); /*64M */
|
|
break;
|
|
|
|
default:
|
|
VideoMemSize = (32 << 20); /*32M */
|
|
break;
|
|
}
|
|
} else {
|
|
switch (FBSize) {
|
|
case 0x00001000:
|
|
VideoMemSize = (8 << 20); /*8M */
|
|
break;
|
|
|
|
case 0x00002000:
|
|
VideoMemSize = (16 << 20); /*16M */
|
|
break;
|
|
|
|
case 0x00003000:
|
|
VideoMemSize = (32 << 20); /*32M */
|
|
break;
|
|
|
|
case 0x00004000:
|
|
VideoMemSize = (64 << 20); /*64M */
|
|
break;
|
|
|
|
case 0x00005000:
|
|
VideoMemSize = (128 << 20); /*128M */
|
|
break;
|
|
|
|
case 0x00006000:
|
|
VideoMemSize = (256 << 20); /*256M */
|
|
break;
|
|
|
|
default:
|
|
VideoMemSize = (32 << 20); /*32M */
|
|
break;
|
|
}
|
|
}
|
|
|
|
return VideoMemSize;
|
|
}
|
|
|
|
void viafb_set_dpa_gfx(int output_interface, struct GFX_DPA_SETTING\
|
|
*p_gfx_dpa_setting)
|
|
{
|
|
switch (output_interface) {
|
|
case INTERFACE_DVP0:
|
|
{
|
|
/* DVP0 Clock Polarity and Adjust: */
|
|
viafb_write_reg_mask(CR96, VIACR,
|
|
p_gfx_dpa_setting->DVP0, 0x0F);
|
|
|
|
/* DVP0 Clock and Data Pads Driving: */
|
|
viafb_write_reg_mask(SR1E, VIASR,
|
|
p_gfx_dpa_setting->DVP0ClockDri_S, BIT2);
|
|
viafb_write_reg_mask(SR2A, VIASR,
|
|
p_gfx_dpa_setting->DVP0ClockDri_S1,
|
|
BIT4);
|
|
viafb_write_reg_mask(SR1B, VIASR,
|
|
p_gfx_dpa_setting->DVP0DataDri_S, BIT1);
|
|
viafb_write_reg_mask(SR2A, VIASR,
|
|
p_gfx_dpa_setting->DVP0DataDri_S1, BIT5);
|
|
break;
|
|
}
|
|
|
|
case INTERFACE_DVP1:
|
|
{
|
|
/* DVP1 Clock Polarity and Adjust: */
|
|
viafb_write_reg_mask(CR9B, VIACR,
|
|
p_gfx_dpa_setting->DVP1, 0x0F);
|
|
|
|
/* DVP1 Clock and Data Pads Driving: */
|
|
viafb_write_reg_mask(SR65, VIASR,
|
|
p_gfx_dpa_setting->DVP1Driving, 0x0F);
|
|
break;
|
|
}
|
|
|
|
case INTERFACE_DFP_HIGH:
|
|
{
|
|
viafb_write_reg_mask(CR97, VIACR,
|
|
p_gfx_dpa_setting->DFPHigh, 0x0F);
|
|
break;
|
|
}
|
|
|
|
case INTERFACE_DFP_LOW:
|
|
{
|
|
viafb_write_reg_mask(CR99, VIACR,
|
|
p_gfx_dpa_setting->DFPLow, 0x0F);
|
|
break;
|
|
}
|
|
|
|
case INTERFACE_DFP:
|
|
{
|
|
viafb_write_reg_mask(CR97, VIACR,
|
|
p_gfx_dpa_setting->DFPHigh, 0x0F);
|
|
viafb_write_reg_mask(CR99, VIACR,
|
|
p_gfx_dpa_setting->DFPLow, 0x0F);
|
|
break;
|
|
}
|
|
}
|
|
}
|
|
|
|
void viafb_memory_pitch_patch(struct fb_info *info)
|
|
{
|
|
if (info->var.xres != info->var.xres_virtual) {
|
|
viafb_load_offset_reg(info->var.xres_virtual,
|
|
info->var.bits_per_pixel >> 3, IGA1);
|
|
|
|
if (viafb_SAMM_ON) {
|
|
viafb_load_offset_reg(viafb_second_virtual_xres,
|
|
viafb_bpp1 >> 3,
|
|
IGA2);
|
|
} else {
|
|
viafb_load_offset_reg(info->var.xres_virtual,
|
|
info->var.bits_per_pixel >> 3, IGA2);
|
|
}
|
|
|
|
}
|
|
}
|
|
|
|
/*According var's xres, yres fill var's other timing information*/
|
|
void viafb_fill_var_timing_info(struct fb_var_screeninfo *var, int refresh,
|
|
int mode_index)
|
|
{
|
|
struct VideoModeTable *vmode_tbl = NULL;
|
|
struct crt_mode_table *crt_timing = NULL;
|
|
struct display_timing crt_reg;
|
|
int i = 0, index = 0;
|
|
vmode_tbl = &CLE266Modes[search_mode_setting(mode_index)];
|
|
crt_timing = vmode_tbl->crtc;
|
|
for (i = 0; i < vmode_tbl->mode_array; i++) {
|
|
index = i;
|
|
if (crt_timing[i].refresh_rate == refresh)
|
|
break;
|
|
}
|
|
|
|
crt_reg = crt_timing[index].crtc;
|
|
switch (var->bits_per_pixel) {
|
|
case 8:
|
|
var->red.offset = 0;
|
|
var->green.offset = 0;
|
|
var->blue.offset = 0;
|
|
var->red.length = 6;
|
|
var->green.length = 6;
|
|
var->blue.length = 6;
|
|
break;
|
|
case 16:
|
|
var->red.offset = 11;
|
|
var->green.offset = 5;
|
|
var->blue.offset = 0;
|
|
var->red.length = 5;
|
|
var->green.length = 6;
|
|
var->blue.length = 5;
|
|
break;
|
|
case 32:
|
|
var->red.offset = 16;
|
|
var->green.offset = 8;
|
|
var->blue.offset = 0;
|
|
var->red.length = 8;
|
|
var->green.length = 8;
|
|
var->blue.length = 8;
|
|
break;
|
|
default:
|
|
/* never happed, put here to keep consistent */
|
|
break;
|
|
}
|
|
|
|
var->pixclock = viafb_get_pixclock(var->xres, var->yres, refresh);
|
|
var->left_margin =
|
|
crt_reg.hor_total - (crt_reg.hor_sync_start + crt_reg.hor_sync_end);
|
|
var->right_margin = crt_reg.hor_sync_start - crt_reg.hor_addr;
|
|
var->hsync_len = crt_reg.hor_sync_end;
|
|
var->upper_margin =
|
|
crt_reg.ver_total - (crt_reg.ver_sync_start + crt_reg.ver_sync_end);
|
|
var->lower_margin = crt_reg.ver_sync_start - crt_reg.ver_addr;
|
|
var->vsync_len = crt_reg.ver_sync_end;
|
|
}
|