ac44e66947
This adds in preliminary support for the SH-4A performance counters. Presently only the first 2 counters are supported, as these are the ones of the most interest to the perf tool and end users. Counter chaining is not presently handled, so these are simply implemented as 32-bit counters. This also establishes a perf event support framework for other hardware counters, which the existing SH-4 oprofile code will migrate over to as the SH-4A support evolves. Signed-off-by: Paul Mundt <lethal@linux-sh.org>
37 lines
886 B
C
37 lines
886 B
C
#ifndef __ASM_SH_PERF_EVENT_H
|
|
#define __ASM_SH_PERF_EVENT_H
|
|
|
|
struct hw_perf_event;
|
|
|
|
#define MAX_HWEVENTS 2
|
|
|
|
struct sh_pmu {
|
|
const char *name;
|
|
unsigned int num_events;
|
|
void (*disable_all)(void);
|
|
void (*enable_all)(void);
|
|
void (*enable)(struct hw_perf_event *, int);
|
|
void (*disable)(struct hw_perf_event *, int);
|
|
u64 (*read)(int);
|
|
int (*event_map)(int);
|
|
unsigned int max_events;
|
|
unsigned long raw_event_mask;
|
|
const int (*cache_events)[PERF_COUNT_HW_CACHE_MAX]
|
|
[PERF_COUNT_HW_CACHE_OP_MAX]
|
|
[PERF_COUNT_HW_CACHE_RESULT_MAX];
|
|
};
|
|
|
|
/* arch/sh/kernel/perf_event.c */
|
|
extern int register_sh_pmu(struct sh_pmu *);
|
|
extern int reserve_pmc_hardware(void);
|
|
extern void release_pmc_hardware(void);
|
|
|
|
static inline void set_perf_event_pending(void)
|
|
{
|
|
/* Nothing to see here, move along. */
|
|
}
|
|
|
|
#define PERF_EVENT_INDEX_OFFSET 0
|
|
|
|
#endif /* __ASM_SH_PERF_EVENT_H */
|