aa1cf632bd
The 440 family of processors don't have a tlbie instruction. So, we implement TLB invalidates by explicitly searching the TLB with tlbsx., then clobbering the relevant entry, if any. Unfortunately the PID for the search needs to be stored in the MMUCR register, which is also used by the TLB miss handler. Interrupts were enabled in _tlbie(), so an interrupt between loading the MMUCR and the tlbsx could cause incorrect search results, and thus a failure to invalide TLB entries which needed to be invalidated. This fixes the problem in both arch/ppc and arch/powerpc by inhibiting interrupts (even critical and debug interrupts) across the relevant instructions. Signed-off-by: David Gibson <david@gibson.dropbear.id.au> Acked-by: Josh Boyer <jwboyer@linux.vnet.ibm.com> Signed-off-by: Paul Mackerras <paulus@samba.org> |
||
|---|---|---|
| .. | ||
| asm-offsets.c | ||
| cpu_setup_power4.S | ||
| entry.S | ||
| head_4xx.S | ||
| head_8xx.S | ||
| head_44x.S | ||
| head_booke.h | ||
| head_fsl_booke.S | ||
| head.S | ||
| machine_kexec.c | ||
| Makefile | ||
| misc.S | ||
| pci.c | ||
| ppc_htab.c | ||
| ppc_ksyms.c | ||
| ppc-stub.c | ||
| relocate_kernel.S | ||
| rio.c | ||
| semaphore.c | ||
| setup.c | ||
| smp-tbsync.c | ||
| smp.c | ||
| softemu8xx.c | ||
| time.c | ||
| traps.c | ||
| vmlinux.lds.S | ||