c48e64ae57
Removed duplicated include <linux/irq.h> in arch/sh/boards/mach-se/7343/irq.c. Signed-off-by: Huang Weiyi <weiyi.huang@gmail.com> Signed-off-by: Paul Mundt <lethal@linux-sh.org>
80 lines
2.1 KiB
C
80 lines
2.1 KiB
C
/*
|
|
* linux/arch/sh/boards/se/7343/irq.c
|
|
*
|
|
* Copyright (C) 2008 Yoshihiro Shimoda
|
|
*
|
|
* Based on linux/arch/sh/boards/se/7722/irq.c
|
|
* Copyright (C) 2007 Nobuhiro Iwamatsu
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*/
|
|
#include <linux/init.h>
|
|
#include <linux/irq.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/io.h>
|
|
#include <mach-se/mach/se7343.h>
|
|
|
|
static void disable_se7343_irq(unsigned int irq)
|
|
{
|
|
unsigned int bit = irq - SE7343_FPGA_IRQ_BASE;
|
|
ctrl_outw(ctrl_inw(PA_CPLD_IMSK) | 1 << bit, PA_CPLD_IMSK);
|
|
}
|
|
|
|
static void enable_se7343_irq(unsigned int irq)
|
|
{
|
|
unsigned int bit = irq - SE7343_FPGA_IRQ_BASE;
|
|
ctrl_outw(ctrl_inw(PA_CPLD_IMSK) & ~(1 << bit), PA_CPLD_IMSK);
|
|
}
|
|
|
|
static struct irq_chip se7343_irq_chip __read_mostly = {
|
|
.name = "SE7343-FPGA",
|
|
.mask = disable_se7343_irq,
|
|
.unmask = enable_se7343_irq,
|
|
.mask_ack = disable_se7343_irq,
|
|
};
|
|
|
|
static void se7343_irq_demux(unsigned int irq, struct irq_desc *desc)
|
|
{
|
|
unsigned short intv = ctrl_inw(PA_CPLD_ST);
|
|
struct irq_desc *ext_desc;
|
|
unsigned int ext_irq = SE7343_FPGA_IRQ_BASE;
|
|
|
|
intv &= (1 << SE7343_FPGA_IRQ_NR) - 1;
|
|
|
|
while (intv) {
|
|
if (intv & 1) {
|
|
ext_desc = irq_desc + ext_irq;
|
|
handle_level_irq(ext_irq, ext_desc);
|
|
}
|
|
intv >>= 1;
|
|
ext_irq++;
|
|
}
|
|
}
|
|
|
|
/*
|
|
* Initialize IRQ setting
|
|
*/
|
|
void __init init_7343se_IRQ(void)
|
|
{
|
|
int i;
|
|
|
|
ctrl_outw(0, PA_CPLD_IMSK); /* disable all irqs */
|
|
ctrl_outw(0x2000, 0xb03fffec); /* mrshpc irq enable */
|
|
|
|
for (i = 0; i < SE7343_FPGA_IRQ_NR; i++)
|
|
set_irq_chip_and_handler_name(SE7343_FPGA_IRQ_BASE + i,
|
|
&se7343_irq_chip,
|
|
handle_level_irq, "level");
|
|
|
|
set_irq_chained_handler(IRQ0_IRQ, se7343_irq_demux);
|
|
set_irq_type(IRQ0_IRQ, IRQ_TYPE_LEVEL_LOW);
|
|
set_irq_chained_handler(IRQ1_IRQ, se7343_irq_demux);
|
|
set_irq_type(IRQ1_IRQ, IRQ_TYPE_LEVEL_LOW);
|
|
set_irq_chained_handler(IRQ4_IRQ, se7343_irq_demux);
|
|
set_irq_type(IRQ4_IRQ, IRQ_TYPE_LEVEL_LOW);
|
|
set_irq_chained_handler(IRQ5_IRQ, se7343_irq_demux);
|
|
set_irq_type(IRQ5_IRQ, IRQ_TYPE_LEVEL_LOW);
|
|
}
|