b920de1b77
Add architecture support for the MN10300/AM33 CPUs produced by MEI to the kernel. This patch also adds board support for the ASB2303 with the ASB2308 daughter board, and the ASB2305. The only processor supported is the MN103E010, which is an AM33v2 core plus on-chip devices. [akpm@linux-foundation.org: nuke cvs control strings] Signed-off-by: Masakazu Urade <urade.masakazu@jp.panasonic.com> Signed-off-by: Koichi Yasutake <yasutake.koichi@jp.panasonic.com> Signed-off-by: David Howells <dhowells@redhat.com> Signed-off-by: Andrew Morton <akpm@linux-foundation.org> Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
55 lines
2.0 KiB
C
55 lines
2.0 KiB
C
/* MN10300 cache management registers
|
|
*
|
|
* Copyright (C) 2007 Red Hat, Inc. All Rights Reserved.
|
|
* Written by David Howells (dhowells@redhat.com)
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public Licence
|
|
* as published by the Free Software Foundation; either version
|
|
* 2 of the Licence, or (at your option) any later version.
|
|
*/
|
|
|
|
#ifndef _ASM_CACHE_H
|
|
#define _ASM_CACHE_H
|
|
|
|
#include <asm/cpu-regs.h>
|
|
#include <asm/proc/cache.h>
|
|
|
|
#ifndef __ASSEMBLY__
|
|
#define L1_CACHE_DISPARITY (L1_CACHE_NENTRIES * L1_CACHE_BYTES)
|
|
#else
|
|
#define L1_CACHE_DISPARITY L1_CACHE_NENTRIES * L1_CACHE_BYTES
|
|
#endif
|
|
|
|
/* data cache purge registers
|
|
* - read from the register to unconditionally purge that cache line
|
|
* - write address & 0xffffff00 to conditionally purge that cache line
|
|
* - clear LSB to request invalidation as well
|
|
*/
|
|
#define DCACHE_PURGE(WAY, ENTRY) \
|
|
__SYSREG(0xc8400000 + (WAY) * L1_CACHE_WAYDISP + \
|
|
(ENTRY) * L1_CACHE_BYTES, u32)
|
|
|
|
#define DCACHE_PURGE_WAY0(ENTRY) \
|
|
__SYSREG(0xc8400000 + 0 * L1_CACHE_WAYDISP + (ENTRY) * L1_CACHE_BYTES, u32)
|
|
#define DCACHE_PURGE_WAY1(ENTRY) \
|
|
__SYSREG(0xc8400000 + 1 * L1_CACHE_WAYDISP + (ENTRY) * L1_CACHE_BYTES, u32)
|
|
#define DCACHE_PURGE_WAY2(ENTRY) \
|
|
__SYSREG(0xc8400000 + 2 * L1_CACHE_WAYDISP + (ENTRY) * L1_CACHE_BYTES, u32)
|
|
#define DCACHE_PURGE_WAY3(ENTRY) \
|
|
__SYSREG(0xc8400000 + 3 * L1_CACHE_WAYDISP + (ENTRY) * L1_CACHE_BYTES, u32)
|
|
|
|
/* instruction cache access registers */
|
|
#define ICACHE_DATA(WAY, ENTRY, OFF) \
|
|
__SYSREG(0xc8000000 + (WAY) * L1_CACHE_WAYDISP + (ENTRY) * 0x10 + (OFF) * 4, u32)
|
|
#define ICACHE_TAG(WAY, ENTRY) \
|
|
__SYSREG(0xc8100000 + (WAY) * L1_CACHE_WAYDISP + (ENTRY) * 0x10, u32)
|
|
|
|
/* instruction cache access registers */
|
|
#define DCACHE_DATA(WAY, ENTRY, OFF) \
|
|
__SYSREG(0xc8200000 + (WAY) * L1_CACHE_WAYDISP + (ENTRY) * 0x10 + (OFF) * 4, u32)
|
|
#define DCACHE_TAG(WAY, ENTRY) \
|
|
__SYSREG(0xc8300000 + (WAY) * L1_CACHE_WAYDISP + (ENTRY) * 0x10, u32)
|
|
|
|
#endif /* _ASM_CACHE_H */
|