623b4ac4bf
Both the original arch/sh/drivers/dma/dma-sh.c and the new SH dmaengine drivers do not take into account bits 3:2 of the Transfer Size field in the CHCR register, besides, bit-field defines set bit 2, but the mask only passes bits 1:0 through. TS_16BLK and TS_32BLK macros are bogus too. This patch fixes all these issues for sh7722 and sh7724, other CPUs stay unchanged and might need to be fixed too. Signed-off-by: Guennadi Liakhovetski <g.liakhovetski@gmx.de> Acked-by: Dan Williams <dan.j.williams@intel.com> Signed-off-by: Paul Mundt <lethal@linux-sh.org>
51 lines
1.1 KiB
C
51 lines
1.1 KiB
C
#ifndef __ASM_CPU_SH3_DMA_H
|
|
#define __ASM_CPU_SH3_DMA_H
|
|
|
|
#if defined(CONFIG_CPU_SUBTYPE_SH7720) || \
|
|
defined(CONFIG_CPU_SUBTYPE_SH7721) || \
|
|
defined(CONFIG_CPU_SUBTYPE_SH7710) || \
|
|
defined(CONFIG_CPU_SUBTYPE_SH7712)
|
|
#define SH_DMAC_BASE0 0xa4010020
|
|
#else /* SH7705/06/07/09 */
|
|
#define SH_DMAC_BASE0 0xa4000020
|
|
#endif
|
|
|
|
#define DMTE0_IRQ 48
|
|
#define DMTE4_IRQ 76
|
|
|
|
/* Definitions for the SuperH DMAC */
|
|
#define TM_BURST 0x00000020
|
|
#define TS_8 0x00000000
|
|
#define TS_16 0x00000008
|
|
#define TS_32 0x00000010
|
|
#define TS_128 0x00000018
|
|
|
|
#define CHCR_TS_LOW_MASK 0x18
|
|
#define CHCR_TS_LOW_SHIFT 3
|
|
#define CHCR_TS_HIGH_MASK 0
|
|
#define CHCR_TS_HIGH_SHIFT 0
|
|
|
|
#define DMAOR_INIT DMAOR_DME
|
|
|
|
/*
|
|
* The SuperH DMAC supports a number of transmit sizes, we list them here,
|
|
* with their respective values as they appear in the CHCR registers.
|
|
*/
|
|
enum {
|
|
XMIT_SZ_8BIT,
|
|
XMIT_SZ_16BIT,
|
|
XMIT_SZ_32BIT,
|
|
XMIT_SZ_128BIT,
|
|
};
|
|
|
|
#define TS_SHIFT { \
|
|
[XMIT_SZ_8BIT] = 0, \
|
|
[XMIT_SZ_16BIT] = 1, \
|
|
[XMIT_SZ_32BIT] = 2, \
|
|
[XMIT_SZ_128BIT] = 4, \
|
|
}
|
|
|
|
#define TS_INDEX2VAL(i) (((i) & 3) << CHCR_TS_LOW_SHIFT)
|
|
|
|
#endif /* __ASM_CPU_SH3_DMA_H */
|