590031450a
Signed-off-by: Michael Hennerich <michael.hennerich@analog.com> Signed-off-by: Bryan Wu <bryan.wu@analog.com>
264 lines
8.6 KiB
C
264 lines
8.6 KiB
C
/*
|
|
* file: include/asm-blackfin/mach-bf527/irq.h
|
|
* based on: include/asm-blackfin/mach-bf537/irq.h
|
|
* author: Michael Hennerich (michael.hennerich@analog.com)
|
|
*
|
|
* created:
|
|
* description:
|
|
* system mmr register map
|
|
* rev:
|
|
*
|
|
* modified:
|
|
*
|
|
*
|
|
* bugs: enter bugs at http://blackfin.uclinux.org/
|
|
*
|
|
* this program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the gnu general public license as published by
|
|
* the free software foundation; either version 2, or (at your option)
|
|
* any later version.
|
|
*
|
|
* this program is distributed in the hope that it will be useful,
|
|
* but without any warranty; without even the implied warranty of
|
|
* merchantability or fitness for a particular purpose. see the
|
|
* gnu general public license for more details.
|
|
*
|
|
* you should have received a copy of the gnu general public license
|
|
* along with this program; see the file copying.
|
|
* if not, write to the free software foundation,
|
|
* 59 temple place - suite 330, boston, ma 02111-1307, usa.
|
|
*/
|
|
|
|
#ifndef _BF527_IRQ_H_
|
|
#define _BF527_IRQ_H_
|
|
|
|
/*
|
|
* Interrupt source definitions
|
|
Event Source Core Event Name
|
|
Core Emulation **
|
|
Events (highest priority) EMU 0
|
|
Reset RST 1
|
|
NMI NMI 2
|
|
Exception EVX 3
|
|
Reserved -- 4
|
|
Hardware Error IVHW 5
|
|
Core Timer IVTMR 6 *
|
|
|
|
.....
|
|
|
|
Software Interrupt 1 IVG14 31
|
|
Software Interrupt 2 --
|
|
(lowest priority) IVG15 32 *
|
|
*/
|
|
|
|
#define NR_PERI_INTS (2 * 32)
|
|
|
|
/* The ABSTRACT IRQ definitions */
|
|
/** the first seven of the following are fixed, the rest you change if you need to **/
|
|
#define IRQ_EMU 0 /* Emulation */
|
|
#define IRQ_RST 1 /* reset */
|
|
#define IRQ_NMI 2 /* Non Maskable */
|
|
#define IRQ_EVX 3 /* Exception */
|
|
#define IRQ_UNUSED 4 /* - unused interrupt */
|
|
#define IRQ_HWERR 5 /* Hardware Error */
|
|
#define IRQ_CORETMR 6 /* Core timer */
|
|
|
|
#define BFIN_IRQ(x) ((x) + 7)
|
|
|
|
#define IRQ_PLL_WAKEUP BFIN_IRQ(0) /* PLL Wakeup Interrupt */
|
|
#define IRQ_DMA0_ERROR BFIN_IRQ(1) /* DMA Error 0 (generic) */
|
|
#define IRQ_DMAR0_BLK BFIN_IRQ(2) /* DMAR0 Block Interrupt */
|
|
#define IRQ_DMAR1_BLK BFIN_IRQ(3) /* DMAR1 Block Interrupt */
|
|
#define IRQ_DMAR0_OVR BFIN_IRQ(4) /* DMAR0 Overflow Error */
|
|
#define IRQ_DMAR1_OVR BFIN_IRQ(5) /* DMAR1 Overflow Error */
|
|
#define IRQ_PPI_ERROR BFIN_IRQ(6) /* PPI Error */
|
|
#define IRQ_MAC_ERROR BFIN_IRQ(7) /* MAC Status */
|
|
#define IRQ_SPORT0_ERROR BFIN_IRQ(8) /* SPORT0 Status */
|
|
#define IRQ_SPORT1_ERROR BFIN_IRQ(9) /* SPORT1 Status */
|
|
#define IRQ_UART0_ERROR BFIN_IRQ(12) /* UART0 Status */
|
|
#define IRQ_UART1_ERROR BFIN_IRQ(13) /* UART1 Status */
|
|
#define IRQ_RTC BFIN_IRQ(14) /* RTC */
|
|
#define IRQ_PPI BFIN_IRQ(15) /* DMA Channel 0 (PPI/NAND) */
|
|
#define IRQ_SPORT0_RX BFIN_IRQ(16) /* DMA 3 Channel (SPORT0 RX) */
|
|
#define IRQ_SPORT0_TX BFIN_IRQ(17) /* DMA 4 Channel (SPORT0 TX) */
|
|
#define IRQ_SPORT1_RX BFIN_IRQ(18) /* DMA 5 Channel (SPORT1 RX) */
|
|
#define IRQ_SPORT1_TX BFIN_IRQ(19) /* DMA 6 Channel (SPORT1 TX) */
|
|
#define IRQ_TWI BFIN_IRQ(20) /* TWI */
|
|
#define IRQ_SPI BFIN_IRQ(21) /* DMA 7 Channel (SPI) */
|
|
#define IRQ_UART0_RX BFIN_IRQ(22) /* DMA8 Channel (UART0 RX) */
|
|
#define IRQ_UART0_TX BFIN_IRQ(23) /* DMA9 Channel (UART0 TX) */
|
|
#define IRQ_UART1_RX BFIN_IRQ(24) /* DMA10 Channel (UART1 RX) */
|
|
#define IRQ_UART1_TX BFIN_IRQ(25) /* DMA11 Channel (UART1 TX) */
|
|
#define IRQ_OPTSEC BFIN_IRQ(26) /* OTPSEC Interrupt */
|
|
#define IRQ_CNT BFIN_IRQ(27) /* GP Counter */
|
|
#define IRQ_MAC_RX BFIN_IRQ(28) /* DMA1 Channel (MAC RX/HDMA) */
|
|
#define IRQ_PORTH_INTA BFIN_IRQ(29) /* Port H Interrupt A */
|
|
#define IRQ_MAC_TX BFIN_IRQ(30) /* DMA2 Channel (MAC TX/NAND) */
|
|
#define IRQ_NFC BFIN_IRQ(30) /* DMA2 Channel (MAC TX/NAND) */
|
|
#define IRQ_PORTH_INTB BFIN_IRQ(31) /* Port H Interrupt B */
|
|
#define IRQ_TMR0 BFIN_IRQ(32) /* Timer 0 */
|
|
#define IRQ_TMR1 BFIN_IRQ(33) /* Timer 1 */
|
|
#define IRQ_TMR2 BFIN_IRQ(34) /* Timer 2 */
|
|
#define IRQ_TMR3 BFIN_IRQ(35) /* Timer 3 */
|
|
#define IRQ_TMR4 BFIN_IRQ(36) /* Timer 4 */
|
|
#define IRQ_TMR5 BFIN_IRQ(37) /* Timer 5 */
|
|
#define IRQ_TMR6 BFIN_IRQ(38) /* Timer 6 */
|
|
#define IRQ_TMR7 BFIN_IRQ(39) /* Timer 7 */
|
|
#define IRQ_PORTG_INTA BFIN_IRQ(40) /* Port G Interrupt A */
|
|
#define IRQ_PORTG_INTB BFIN_IRQ(41) /* Port G Interrupt B */
|
|
#define IRQ_MEM_DMA0 BFIN_IRQ(42) /* MDMA Stream 0 */
|
|
#define IRQ_MEM_DMA1 BFIN_IRQ(43) /* MDMA Stream 1 */
|
|
#define IRQ_WATCH BFIN_IRQ(44) /* Software Watchdog Timer */
|
|
#define IRQ_PORTF_INTA BFIN_IRQ(45) /* Port F Interrupt A */
|
|
#define IRQ_PORTF_INTB BFIN_IRQ(46) /* Port F Interrupt B */
|
|
#define IRQ_SPI_ERROR BFIN_IRQ(47) /* SPI Status */
|
|
#define IRQ_NFC_ERROR BFIN_IRQ(48) /* NAND Error */
|
|
#define IRQ_HDMA_ERROR BFIN_IRQ(49) /* HDMA Error */
|
|
#define IRQ_HDMA BFIN_IRQ(50) /* HDMA (TFI) */
|
|
#define IRQ_USB_EINT BFIN_IRQ(51) /* USB_EINT Interrupt */
|
|
#define IRQ_USB_INT0 BFIN_IRQ(52) /* USB_INT0 Interrupt */
|
|
#define IRQ_USB_INT1 BFIN_IRQ(53) /* USB_INT1 Interrupt */
|
|
#define IRQ_USB_INT2 BFIN_IRQ(54) /* USB_INT2 Interrupt */
|
|
#define IRQ_USB_DMA BFIN_IRQ(55) /* USB_DMAINT Interrupt */
|
|
|
|
#define SYS_IRQS BFIN_IRQ(63) /* 70 */
|
|
|
|
#define IRQ_PF0 71
|
|
#define IRQ_PF1 72
|
|
#define IRQ_PF2 73
|
|
#define IRQ_PF3 74
|
|
#define IRQ_PF4 75
|
|
#define IRQ_PF5 76
|
|
#define IRQ_PF6 77
|
|
#define IRQ_PF7 78
|
|
#define IRQ_PF8 79
|
|
#define IRQ_PF9 80
|
|
#define IRQ_PF10 81
|
|
#define IRQ_PF11 82
|
|
#define IRQ_PF12 83
|
|
#define IRQ_PF13 84
|
|
#define IRQ_PF14 85
|
|
#define IRQ_PF15 86
|
|
|
|
#define IRQ_PG0 87
|
|
#define IRQ_PG1 88
|
|
#define IRQ_PG2 89
|
|
#define IRQ_PG3 90
|
|
#define IRQ_PG4 91
|
|
#define IRQ_PG5 92
|
|
#define IRQ_PG6 93
|
|
#define IRQ_PG7 94
|
|
#define IRQ_PG8 95
|
|
#define IRQ_PG9 96
|
|
#define IRQ_PG10 97
|
|
#define IRQ_PG11 98
|
|
#define IRQ_PG12 99
|
|
#define IRQ_PG13 100
|
|
#define IRQ_PG14 101
|
|
#define IRQ_PG15 102
|
|
|
|
#define IRQ_PH0 103
|
|
#define IRQ_PH1 104
|
|
#define IRQ_PH2 105
|
|
#define IRQ_PH3 106
|
|
#define IRQ_PH4 107
|
|
#define IRQ_PH5 108
|
|
#define IRQ_PH6 109
|
|
#define IRQ_PH7 110
|
|
#define IRQ_PH8 111
|
|
#define IRQ_PH9 112
|
|
#define IRQ_PH10 113
|
|
#define IRQ_PH11 114
|
|
#define IRQ_PH12 115
|
|
#define IRQ_PH13 116
|
|
#define IRQ_PH14 117
|
|
#define IRQ_PH15 118
|
|
|
|
#define GPIO_IRQ_BASE IRQ_PF0
|
|
|
|
#ifdef CONFIG_IRQCHIP_DEMUX_GPIO
|
|
#define NR_IRQS (IRQ_PH15+1)
|
|
#else
|
|
#define NR_IRQS (SYS_IRQS+1)
|
|
#endif
|
|
|
|
#define IVG7 7
|
|
#define IVG8 8
|
|
#define IVG9 9
|
|
#define IVG10 10
|
|
#define IVG11 11
|
|
#define IVG12 12
|
|
#define IVG13 13
|
|
#define IVG14 14
|
|
#define IVG15 15
|
|
|
|
/* IAR0 BIT FIELDS */
|
|
#define IRQ_PLL_WAKEUP_POS 0
|
|
#define IRQ_DMA0_ERROR_POS 4
|
|
#define IRQ_DMAR0_BLK_POS 8
|
|
#define IRQ_DMAR1_BLK_POS 12
|
|
#define IRQ_DMAR0_OVR_POS 16
|
|
#define IRQ_DMAR1_OVR_POS 20
|
|
#define IRQ_PPI_ERROR_POS 24
|
|
#define IRQ_MAC_ERROR_POS 28
|
|
|
|
/* IAR1 BIT FIELDS */
|
|
#define IRQ_SPORT0_ERROR_POS 0
|
|
#define IRQ_SPORT1_ERROR_POS 4
|
|
#define IRQ_UART0_ERROR_POS 16
|
|
#define IRQ_UART1_ERROR_POS 20
|
|
#define IRQ_RTC_POS 24
|
|
#define IRQ_PPI_POS 28
|
|
|
|
/* IAR2 BIT FIELDS */
|
|
#define IRQ_SPORT0_RX_POS 0
|
|
#define IRQ_SPORT0_TX_POS 4
|
|
#define IRQ_SPORT1_RX_POS 8
|
|
#define IRQ_SPORT1_TX_POS 12
|
|
#define IRQ_TWI_POS 16
|
|
#define IRQ_SPI_POS 20
|
|
#define IRQ_UART0_RX_POS 24
|
|
#define IRQ_UART0_TX_POS 28
|
|
|
|
/* IAR3 BIT FIELDS */
|
|
#define IRQ_UART1_RX_POS 0
|
|
#define IRQ_UART1_TX_POS 4
|
|
#define IRQ_OPTSEC_POS 8
|
|
#define IRQ_CNT_POS 12
|
|
#define IRQ_MAC_RX_POS 16
|
|
#define IRQ_PORTH_INTA_POS 20
|
|
#define IRQ_MAC_TX_POS 24
|
|
#define IRQ_PORTH_INTB_POS 28
|
|
|
|
/* IAR4 BIT FIELDS */
|
|
#define IRQ_TMR0_POS 0
|
|
#define IRQ_TMR1_POS 4
|
|
#define IRQ_TMR2_POS 8
|
|
#define IRQ_TMR3_POS 12
|
|
#define IRQ_TMR4_POS 16
|
|
#define IRQ_TMR5_POS 20
|
|
#define IRQ_TMR6_POS 24
|
|
#define IRQ_TMR7_POS 28
|
|
|
|
/* IAR5 BIT FIELDS */
|
|
#define IRQ_PORTG_INTA_POS 0
|
|
#define IRQ_PORTG_INTB_POS 4
|
|
#define IRQ_MEM_DMA0_POS 8
|
|
#define IRQ_MEM_DMA1_POS 12
|
|
#define IRQ_WATCH_POS 16
|
|
#define IRQ_PORTF_INTA_POS 20
|
|
#define IRQ_PORTF_INTB_POS 24
|
|
#define IRQ_SPI_ERROR_POS 28
|
|
|
|
/* IAR6 BIT FIELDS */
|
|
#define IRQ_NFC_ERROR_POS 0
|
|
#define IRQ_HDMA_ERROR_POS 4
|
|
#define IRQ_HDMA_POS 8
|
|
#define IRQ_USB_EINT_POS 12
|
|
#define IRQ_USB_INT0_POS 16
|
|
#define IRQ_USB_INT1_POS 20
|
|
#define IRQ_USB_INT2_POS 24
|
|
#define IRQ_USB_DMA_POS 28
|
|
|
|
#endif /* _BF527_IRQ_H_ */
|