28bd3a0dcc
This patch adds support for the D-Link DSM-G600 Rev A. This is an ARM XScale IXP4xx system relatively similar to the NSLU2 and NAS-100D already supported by mainline. An important difference is Gigabit Ethernet support using the Via Velocity chipset. This patch is the combined work of Michael Westerhof and Alessandro Zummo, with contributions from Michael-Luke Jones. This version addresses review comments from rmk and Deepak Saxena. Signed-off-by: Michael-Luke Jones <mlj28@cam.ac.uk> Signed-off-by: Alessandro Zummo <a.zummo@towertech.it> Signed-off-by: Michael Westerhof <mwester@dls.net> Signed-off-by: Deepak Saxena <dsaxena@plexity.net> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
132 lines
3.5 KiB
C
132 lines
3.5 KiB
C
/*
|
|
* include/asm-arm/arch-ixp4xx/irqs.h
|
|
*
|
|
* IRQ definitions for IXP4XX based systems
|
|
*
|
|
* Copyright (C) 2002 Intel Corporation.
|
|
* Copyright (C) 2003 MontaVista Software, Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
*/
|
|
|
|
#ifndef _ARCH_IXP4XX_IRQS_H_
|
|
#define _ARCH_IXP4XX_IRQS_H_
|
|
|
|
|
|
#define IRQ_IXP4XX_NPEA 0
|
|
#define IRQ_IXP4XX_NPEB 1
|
|
#define IRQ_IXP4XX_NPEC 2
|
|
#define IRQ_IXP4XX_QM1 3
|
|
#define IRQ_IXP4XX_QM2 4
|
|
#define IRQ_IXP4XX_TIMER1 5
|
|
#define IRQ_IXP4XX_GPIO0 6
|
|
#define IRQ_IXP4XX_GPIO1 7
|
|
#define IRQ_IXP4XX_PCI_INT 8
|
|
#define IRQ_IXP4XX_PCI_DMA1 9
|
|
#define IRQ_IXP4XX_PCI_DMA2 10
|
|
#define IRQ_IXP4XX_TIMER2 11
|
|
#define IRQ_IXP4XX_USB 12
|
|
#define IRQ_IXP4XX_UART2 13
|
|
#define IRQ_IXP4XX_TIMESTAMP 14
|
|
#define IRQ_IXP4XX_UART1 15
|
|
#define IRQ_IXP4XX_WDOG 16
|
|
#define IRQ_IXP4XX_AHB_PMU 17
|
|
#define IRQ_IXP4XX_XSCALE_PMU 18
|
|
#define IRQ_IXP4XX_GPIO2 19
|
|
#define IRQ_IXP4XX_GPIO3 20
|
|
#define IRQ_IXP4XX_GPIO4 21
|
|
#define IRQ_IXP4XX_GPIO5 22
|
|
#define IRQ_IXP4XX_GPIO6 23
|
|
#define IRQ_IXP4XX_GPIO7 24
|
|
#define IRQ_IXP4XX_GPIO8 25
|
|
#define IRQ_IXP4XX_GPIO9 26
|
|
#define IRQ_IXP4XX_GPIO10 27
|
|
#define IRQ_IXP4XX_GPIO11 28
|
|
#define IRQ_IXP4XX_GPIO12 29
|
|
#define IRQ_IXP4XX_SW_INT1 30
|
|
#define IRQ_IXP4XX_SW_INT2 31
|
|
#define IRQ_IXP4XX_USB_HOST 32
|
|
#define IRQ_IXP4XX_I2C 33
|
|
#define IRQ_IXP4XX_SSP 34
|
|
#define IRQ_IXP4XX_TSYNC 35
|
|
#define IRQ_IXP4XX_EAU_DONE 36
|
|
#define IRQ_IXP4XX_SHA_DONE 37
|
|
#define IRQ_IXP4XX_SWCP_PE 58
|
|
#define IRQ_IXP4XX_QM_PE 60
|
|
#define IRQ_IXP4XX_MCU_ECC 61
|
|
#define IRQ_IXP4XX_EXP_PE 62
|
|
|
|
/*
|
|
* Only first 32 sources are valid if running on IXP42x systems
|
|
*/
|
|
#if defined(CONFIG_CPU_IXP46X) || defined(CONFIG_CPU_IXP43X)
|
|
#define NR_IRQS 64
|
|
#else
|
|
#define NR_IRQS 32
|
|
#endif
|
|
|
|
#define XSCALE_PMU_IRQ (IRQ_IXP4XX_XSCALE_PMU)
|
|
|
|
/*
|
|
* IXDP425 board IRQs
|
|
*/
|
|
#define IRQ_IXDP425_PCI_INTA IRQ_IXP4XX_GPIO11
|
|
#define IRQ_IXDP425_PCI_INTB IRQ_IXP4XX_GPIO10
|
|
#define IRQ_IXDP425_PCI_INTC IRQ_IXP4XX_GPIO9
|
|
#define IRQ_IXDP425_PCI_INTD IRQ_IXP4XX_GPIO8
|
|
|
|
/*
|
|
* Gateworks Avila board IRQs
|
|
*/
|
|
#define IRQ_AVILA_PCI_INTA IRQ_IXP4XX_GPIO11
|
|
#define IRQ_AVILA_PCI_INTB IRQ_IXP4XX_GPIO10
|
|
#define IRQ_AVILA_PCI_INTC IRQ_IXP4XX_GPIO9
|
|
#define IRQ_AVILA_PCI_INTD IRQ_IXP4XX_GPIO8
|
|
|
|
|
|
/*
|
|
* PrPMC1100 Board IRQs
|
|
*/
|
|
#define IRQ_PRPMC1100_PCI_INTA IRQ_IXP4XX_GPIO11
|
|
#define IRQ_PRPMC1100_PCI_INTB IRQ_IXP4XX_GPIO10
|
|
#define IRQ_PRPMC1100_PCI_INTC IRQ_IXP4XX_GPIO9
|
|
#define IRQ_PRPMC1100_PCI_INTD IRQ_IXP4XX_GPIO8
|
|
|
|
/*
|
|
* ADI Coyote Board IRQs
|
|
*/
|
|
#define IRQ_COYOTE_PCI_SLOT0 IRQ_IXP4XX_GPIO6
|
|
#define IRQ_COYOTE_PCI_SLOT1 IRQ_IXP4XX_GPIO11
|
|
#define IRQ_COYOTE_IDE IRQ_IXP4XX_GPIO5
|
|
|
|
/*
|
|
* NSLU2 board IRQs
|
|
*/
|
|
#define IRQ_NSLU2_PCI_INTA IRQ_IXP4XX_GPIO11
|
|
#define IRQ_NSLU2_PCI_INTB IRQ_IXP4XX_GPIO10
|
|
#define IRQ_NSLU2_PCI_INTC IRQ_IXP4XX_GPIO9
|
|
|
|
/*
|
|
* NAS100D board IRQs
|
|
*/
|
|
#define IRQ_NAS100D_PCI_INTA IRQ_IXP4XX_GPIO11
|
|
#define IRQ_NAS100D_PCI_INTB IRQ_IXP4XX_GPIO10
|
|
#define IRQ_NAS100D_PCI_INTC IRQ_IXP4XX_GPIO9
|
|
#define IRQ_NAS100D_PCI_INTD IRQ_IXP4XX_GPIO8
|
|
#define IRQ_NAS100D_PCI_INTE IRQ_IXP4XX_GPIO7
|
|
|
|
/*
|
|
* D-Link DSM-G600 RevA board IRQs
|
|
*/
|
|
#define IRQ_DSMG600_PCI_INTA IRQ_IXP4XX_GPIO11
|
|
#define IRQ_DSMG600_PCI_INTB IRQ_IXP4XX_GPIO10
|
|
#define IRQ_DSMG600_PCI_INTC IRQ_IXP4XX_GPIO9
|
|
#define IRQ_DSMG600_PCI_INTD IRQ_IXP4XX_GPIO8
|
|
#define IRQ_DSMG600_PCI_INTE IRQ_IXP4XX_GPIO7
|
|
#define IRQ_DSMG600_PCI_INTF IRQ_IXP4XX_GPIO6
|
|
|
|
#endif
|