Andrea Paterniani 69c202afa8 [PATCH] SPI: Freescale iMX SPI controller driver (BIS+) ... Add the SPI controller driver for Freescale i.MX(S/L/1). Main features summary: > Per chip setup via board specific code and/or protocol driver. > Per transfer setup. > PIO transfers. > DMA transfers. > Managing of NULL tx / rx buffer for rd only / wr only transfers. This patch replace patch-2.6.20-rc4-spi_imx with the following changes: > Few cosmetic changes. > Function map_dma_buffers now return 0 for success and -1 for failure. > Solved a bug inside spi_imx_probe function (wrong error path). > Solved a bug inside setup function (bad undo setup for max_speed_hz). > For read-only transfers, always write zero bytes. This is almost the same as the 'BIS' version sent by Andrea, except for updating the 'DUMMY' byte so that read-only transfers shift out zeroes. That part of the API changed recently, since some half duplex peripheral chips require that semantic. Signed-off-by: Andrea Paterniani <a.paterniani@swapp-eng.it> Signed-off-by: David Brownell <dbrownell@users.sourceforge.net> Signed-off-by: Andrew Morton <akpm@linux-foundation.org> Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>		2007-02-12 09:48:30 -08:00
..
debug-macro.S
dma.h
entry-macro.S
hardware.h
imx-dma.h	Initial blind fixup for arm for irq changes	2006-10-06 10:59:54 -07:00
imx-regs.h	[ARM] 3992/1: i.MX/MX1 CPU Frequency scaling support	2006-12-13 18:36:02 +00:00
imx-uart.h
imxfb.h
io.h
irqs.h
memory.h
mmc.h
mx1ads.h
spi_imx.h	[PATCH] SPI: Freescale iMX SPI controller driver (BIS+)	2007-02-12 09:48:30 -08:00
system.h
timex.h	[ARM] 3991/1: i.MX/MX1 high resolution time source	2006-12-07 16:24:16 +00:00
uncompress.h
vmalloc.h