e90ddd813d
Currently the iop3xx platform support code assumes that RedBoot is the bootloader and has already initialized the ATU. Linux should handle this initialization for three reasons: 1/ The memory map that RedBoot sets up is not optimal (page_to_dma and virt_to_phys return different addresses). The effect of this is that using the dma mapping API for the internal bus dma units generates pci bus addresses that are incorrect for the internal bus. 2/ Not all iop platforms use RedBoot 3/ If the ATU is already initialized it indicates that the iop is an add-in card in another host, it does not own the PCI bus, and should not be re-initialized. Changelog: * rather than change nr_controllers to zero, simply do not call pci_common_init Cc: Lennert Buytenhek <kernel@wantstofly.org> Signed-off-by: Dan Williams <dan.j.williams@intel.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
151 lines
3.5 KiB
C
151 lines
3.5 KiB
C
/*
|
|
* arch/arm/mach-iop33x/iq80331.c
|
|
*
|
|
* Board support code for the Intel IQ80331 platform.
|
|
*
|
|
* Author: Dave Jiang <dave.jiang@intel.com>
|
|
* Copyright (C) 2003 Intel Corp.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*/
|
|
|
|
#include <linux/mm.h>
|
|
#include <linux/init.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/string.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/serial_core.h>
|
|
#include <linux/serial_8250.h>
|
|
#include <linux/mtd/physmap.h>
|
|
#include <linux/platform_device.h>
|
|
#include <asm/hardware.h>
|
|
#include <asm/io.h>
|
|
#include <asm/irq.h>
|
|
#include <asm/mach/arch.h>
|
|
#include <asm/mach/map.h>
|
|
#include <asm/mach/pci.h>
|
|
#include <asm/mach/time.h>
|
|
#include <asm/mach-types.h>
|
|
#include <asm/page.h>
|
|
#include <asm/pgtable.h>
|
|
#include <asm/arch/time.h>
|
|
|
|
/*
|
|
* IQ80331 timer tick configuration.
|
|
*/
|
|
static void __init iq80331_timer_init(void)
|
|
{
|
|
/* D-Step parts run at a higher internal bus frequency */
|
|
if (*IOP3XX_ATURID >= 0xa)
|
|
iop_init_time(333000000);
|
|
else
|
|
iop_init_time(266000000);
|
|
}
|
|
|
|
static struct sys_timer iq80331_timer = {
|
|
.init = iq80331_timer_init,
|
|
.offset = iop_gettimeoffset,
|
|
};
|
|
|
|
|
|
/*
|
|
* IQ80331 PCI.
|
|
*/
|
|
static inline int __init
|
|
iq80331_pci_map_irq(struct pci_dev *dev, u8 slot, u8 pin)
|
|
{
|
|
int irq;
|
|
|
|
if (slot == 1 && pin == 1) {
|
|
/* PCI-X Slot INTA */
|
|
irq = IRQ_IOP33X_XINT1;
|
|
} else if (slot == 1 && pin == 2) {
|
|
/* PCI-X Slot INTB */
|
|
irq = IRQ_IOP33X_XINT2;
|
|
} else if (slot == 1 && pin == 3) {
|
|
/* PCI-X Slot INTC */
|
|
irq = IRQ_IOP33X_XINT3;
|
|
} else if (slot == 1 && pin == 4) {
|
|
/* PCI-X Slot INTD */
|
|
irq = IRQ_IOP33X_XINT0;
|
|
} else if (slot == 2) {
|
|
/* GigE */
|
|
irq = IRQ_IOP33X_XINT2;
|
|
} else {
|
|
printk(KERN_ERR "iq80331_pci_map_irq() called for unknown "
|
|
"device PCI:%d:%d:%d\n", dev->bus->number,
|
|
PCI_SLOT(dev->devfn), PCI_FUNC(dev->devfn));
|
|
irq = -1;
|
|
}
|
|
|
|
return irq;
|
|
}
|
|
|
|
static struct hw_pci iq80331_pci __initdata = {
|
|
.swizzle = pci_std_swizzle,
|
|
.nr_controllers = 1,
|
|
.setup = iop3xx_pci_setup,
|
|
.preinit = iop3xx_pci_preinit,
|
|
.scan = iop3xx_pci_scan_bus,
|
|
.map_irq = iq80331_pci_map_irq,
|
|
};
|
|
|
|
static int __init iq80331_pci_init(void)
|
|
{
|
|
if ((iop3xx_get_init_atu() == IOP3XX_INIT_ATU_ENABLE) &&
|
|
machine_is_iq80331())
|
|
pci_common_init(&iq80331_pci);
|
|
|
|
return 0;
|
|
}
|
|
|
|
subsys_initcall(iq80331_pci_init);
|
|
|
|
|
|
/*
|
|
* IQ80331 machine initialisation.
|
|
*/
|
|
static struct physmap_flash_data iq80331_flash_data = {
|
|
.width = 1,
|
|
};
|
|
|
|
static struct resource iq80331_flash_resource = {
|
|
.start = 0xc0000000,
|
|
.end = 0xc07fffff,
|
|
.flags = IORESOURCE_MEM,
|
|
};
|
|
|
|
static struct platform_device iq80331_flash_device = {
|
|
.name = "physmap-flash",
|
|
.id = 0,
|
|
.dev = {
|
|
.platform_data = &iq80331_flash_data,
|
|
},
|
|
.num_resources = 1,
|
|
.resource = &iq80331_flash_resource,
|
|
};
|
|
|
|
static void __init iq80331_init_machine(void)
|
|
{
|
|
platform_device_register(&iop3xx_i2c0_device);
|
|
platform_device_register(&iop3xx_i2c1_device);
|
|
platform_device_register(&iop33x_uart0_device);
|
|
platform_device_register(&iop33x_uart1_device);
|
|
platform_device_register(&iq80331_flash_device);
|
|
}
|
|
|
|
MACHINE_START(IQ80331, "Intel IQ80331")
|
|
/* Maintainer: Intel Corp. */
|
|
.phys_io = 0xfefff000,
|
|
.io_pg_offst = ((0xfffff000) >> 18) & 0xfffc,
|
|
.boot_params = 0x00000100,
|
|
.map_io = iop3xx_map_io,
|
|
.init_irq = iop33x_init_irq,
|
|
.timer = &iq80331_timer,
|
|
.init_machine = iq80331_init_machine,
|
|
MACHINE_END
|