76a7f40492
- Before DMA'ing data to core B L1 memory, caches have to be flushed. - Before DMA'ing data from core B L1 memory, caches have to be invalidated. - Fix lock/unlock. Signed-off-by: Enrik Berkhan <Enrik.Berkhan@ge.com> Signed-off-by: Mike Frysinger <michael.frysinger@analog.com> Signed-off-by: Bryan Wu <bryan.wu@analog.com> |
||
---|---|---|
.. | ||
boards | ||
coreb.c | ||
dma.c | ||
head.S | ||
ints-priority.c | ||
Kconfig | ||
Makefile |