9e2726776d
This fixes several things while still providing the old API: - simplify and fix locking - better error handling - don't ack all irqs making it impossible to detect a reset of the rtc - use a timeout variant to wait for completion of ADC conversion - provide platform-data to regulator subdevice (This allows making struct mc13783 opaque for other drivers after the regulator driver is updated to use its platform_data.) - expose all interrupts - use threaded irq After all users in mainline are converted to the new API, some things (e.g. mc13783-private.h) can go away. Signed-off-by: Uwe Kleine-König <u.kleine-koenig@pengutronix.de> Cc: Sascha Hauer <s.hauer@pengutronix.de> Cc: Mark Brown <broonie@opensource.wolfsonmicro.com> Signed-off-by: Samuel Ortiz <sameo@linux.intel.com>
155 lines
4.4 KiB
C
155 lines
4.4 KiB
C
/*
|
|
* Copyright 2009 Pengutronix
|
|
* Uwe Kleine-Koenig <u.kleine-koenig@pengutronix.de>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it under
|
|
* the terms of the GNU General Public License version 2 as published by the
|
|
* Free Software Foundation.
|
|
*/
|
|
#ifndef __LINUX_MFD_MC13783_H
|
|
#define __LINUX_MFD_MC13783_H
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
struct mc13783;
|
|
|
|
void mc13783_lock(struct mc13783 *mc13783);
|
|
void mc13783_unlock(struct mc13783 *mc13783);
|
|
|
|
int mc13783_reg_read(struct mc13783 *mc13783, unsigned int offset, u32 *val);
|
|
int mc13783_reg_write(struct mc13783 *mc13783, unsigned int offset, u32 val);
|
|
int mc13783_reg_rmw(struct mc13783 *mc13783, unsigned int offset,
|
|
u32 mask, u32 val);
|
|
|
|
int mc13783_irq_request(struct mc13783 *mc13783, int irq,
|
|
irq_handler_t handler, const char *name, void *dev);
|
|
int mc13783_irq_request_nounmask(struct mc13783 *mc13783, int irq,
|
|
irq_handler_t handler, const char *name, void *dev);
|
|
int mc13783_irq_free(struct mc13783 *mc13783, int irq, void *dev);
|
|
int mc13783_ackirq(struct mc13783 *mc13783, int irq);
|
|
|
|
int mc13783_mask(struct mc13783 *mc13783, int irq);
|
|
int mc13783_unmask(struct mc13783 *mc13783, int irq);
|
|
|
|
#define MC13783_ADC0 43
|
|
#define MC13783_ADC0_ADREFEN (1 << 10)
|
|
#define MC13783_ADC0_ADREFMODE (1 << 11)
|
|
#define MC13783_ADC0_TSMOD0 (1 << 12)
|
|
#define MC13783_ADC0_TSMOD1 (1 << 13)
|
|
#define MC13783_ADC0_TSMOD2 (1 << 14)
|
|
#define MC13783_ADC0_ADINC1 (1 << 16)
|
|
#define MC13783_ADC0_ADINC2 (1 << 17)
|
|
|
|
#define MC13783_ADC0_TSMOD_MASK (MC13783_ADC0_TSMOD0 | \
|
|
MC13783_ADC0_TSMOD1 | \
|
|
MC13783_ADC0_TSMOD2)
|
|
|
|
/* to be cleaned up */
|
|
struct regulator_init_data;
|
|
|
|
struct mc13783_regulator_init_data {
|
|
int id;
|
|
struct regulator_init_data *init_data;
|
|
};
|
|
|
|
struct mc13783_regulator_platform_data {
|
|
int num_regulators;
|
|
struct mc13783_regulator_init_data *regulators;
|
|
};
|
|
|
|
struct mc13783_platform_data {
|
|
int num_regulators;
|
|
struct mc13783_regulator_init_data *regulators;
|
|
|
|
#define MC13783_USE_TOUCHSCREEN (1 << 0)
|
|
#define MC13783_USE_CODEC (1 << 1)
|
|
#define MC13783_USE_ADC (1 << 2)
|
|
#define MC13783_USE_RTC (1 << 3)
|
|
#define MC13783_USE_REGULATOR (1 << 4)
|
|
unsigned int flags;
|
|
};
|
|
|
|
#define MC13783_ADC_MODE_TS 1
|
|
#define MC13783_ADC_MODE_SINGLE_CHAN 2
|
|
#define MC13783_ADC_MODE_MULT_CHAN 3
|
|
|
|
int mc13783_adc_do_conversion(struct mc13783 *mc13783, unsigned int mode,
|
|
unsigned int channel, unsigned int *sample);
|
|
|
|
|
|
#define MC13783_SW_SW1A 0
|
|
#define MC13783_SW_SW1B 1
|
|
#define MC13783_SW_SW2A 2
|
|
#define MC13783_SW_SW2B 3
|
|
#define MC13783_SW_SW3 4
|
|
#define MC13783_SW_PLL 5
|
|
#define MC13783_REGU_VAUDIO 6
|
|
#define MC13783_REGU_VIOHI 7
|
|
#define MC13783_REGU_VIOLO 8
|
|
#define MC13783_REGU_VDIG 9
|
|
#define MC13783_REGU_VGEN 10
|
|
#define MC13783_REGU_VRFDIG 11
|
|
#define MC13783_REGU_VRFREF 12
|
|
#define MC13783_REGU_VRFCP 13
|
|
#define MC13783_REGU_VSIM 14
|
|
#define MC13783_REGU_VESIM 15
|
|
#define MC13783_REGU_VCAM 16
|
|
#define MC13783_REGU_VRFBG 17
|
|
#define MC13783_REGU_VVIB 18
|
|
#define MC13783_REGU_VRF1 19
|
|
#define MC13783_REGU_VRF2 20
|
|
#define MC13783_REGU_VMMC1 21
|
|
#define MC13783_REGU_VMMC2 22
|
|
#define MC13783_REGU_GPO1 23
|
|
#define MC13783_REGU_GPO2 24
|
|
#define MC13783_REGU_GPO3 25
|
|
#define MC13783_REGU_GPO4 26
|
|
#define MC13783_REGU_V1 27
|
|
#define MC13783_REGU_V2 28
|
|
#define MC13783_REGU_V3 29
|
|
#define MC13783_REGU_V4 30
|
|
|
|
#define MC13783_IRQ_ADCDONE 0
|
|
#define MC13783_IRQ_ADCBISDONE 1
|
|
#define MC13783_IRQ_TS 2
|
|
#define MC13783_IRQ_WHIGH 3
|
|
#define MC13783_IRQ_WLOW 4
|
|
#define MC13783_IRQ_CHGDET 6
|
|
#define MC13783_IRQ_CHGOV 7
|
|
#define MC13783_IRQ_CHGREV 8
|
|
#define MC13783_IRQ_CHGSHORT 9
|
|
#define MC13783_IRQ_CCCV 10
|
|
#define MC13783_IRQ_CHGCURR 11
|
|
#define MC13783_IRQ_BPON 12
|
|
#define MC13783_IRQ_LOBATL 13
|
|
#define MC13783_IRQ_LOBATH 14
|
|
#define MC13783_IRQ_UDP 15
|
|
#define MC13783_IRQ_USB 16
|
|
#define MC13783_IRQ_ID 19
|
|
#define MC13783_IRQ_SE1 21
|
|
#define MC13783_IRQ_CKDET 22
|
|
#define MC13783_IRQ_UDM 23
|
|
#define MC13783_IRQ_1HZ 24
|
|
#define MC13783_IRQ_TODA 25
|
|
#define MC13783_IRQ_ONOFD1 27
|
|
#define MC13783_IRQ_ONOFD2 28
|
|
#define MC13783_IRQ_ONOFD3 29
|
|
#define MC13783_IRQ_SYSRST 30
|
|
#define MC13783_IRQ_RTCRST 31
|
|
#define MC13783_IRQ_PC 32
|
|
#define MC13783_IRQ_WARM 33
|
|
#define MC13783_IRQ_MEMHLD 34
|
|
#define MC13783_IRQ_PWRRDY 35
|
|
#define MC13783_IRQ_THWARNL 36
|
|
#define MC13783_IRQ_THWARNH 37
|
|
#define MC13783_IRQ_CLK 38
|
|
#define MC13783_IRQ_SEMAF 39
|
|
#define MC13783_IRQ_MC2B 41
|
|
#define MC13783_IRQ_HSDET 42
|
|
#define MC13783_IRQ_HSL 43
|
|
#define MC13783_IRQ_ALSPTH 44
|
|
#define MC13783_IRQ_AHSSHORT 45
|
|
#define MC13783_NUM_IRQ 46
|
|
|
|
#endif /* __LINUX_MFD_MC13783_H */
|