2f7e8faef5
Marvell MMP2 (aka ARMADA610) is a SoC based on PJ4 core. It's ARMv6 compatible. Support basic interrupt handler and timer, and basic support for MMP2 based FLINT platform. Signed-off-by: Haojian Zhuang <haojian.zhuang@marvell.com> Signed-off-by: Eric Miao <eric.y.miao@gmail.com>
31 lines
745 B
ArmAsm
31 lines
745 B
ArmAsm
/*
|
|
* linux/arch/arm/mach-mmp/include/mach/entry-macro.S
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <mach/regs-icu.h>
|
|
|
|
.macro disable_fiq
|
|
.endm
|
|
|
|
.macro arch_ret_to_user, tmp1, tmp2
|
|
.endm
|
|
|
|
.macro get_irqnr_preamble, base, tmp
|
|
mrc p15, 0, \tmp, c0, c0, 0 @ CPUID
|
|
and \tmp, \tmp, #0xff00
|
|
cmp \tmp, #0x5800
|
|
ldr \base, =ICU_VIRT_BASE
|
|
addne \base, \base, #0x10c @ PJ1 AP INT SEL register
|
|
addeq \base, \base, #0x104 @ PJ4 IRQ SEL register
|
|
.endm
|
|
|
|
.macro get_irqnr_and_base, irqnr, irqstat, base, tmp
|
|
ldr \tmp, [\base, #0]
|
|
and \irqnr, \tmp, #0x3f
|
|
tst \tmp, #(1 << 6)
|
|
.endm
|