1da177e4c3
Initial git repository build. I'm not bothering with the full history, even though we have it. We can create a separate "historical" git archive of that later if we want to, and in the meantime it's about 3.2GB when imported into git - space that would just make the early git days unnecessarily complicated, when we don't have a lot of good infrastructure for it. Let it rip!
173 lines
4.8 KiB
C
173 lines
4.8 KiB
C
/*
|
|
* arch/ppc/platforms/4xx/ibmnp405h.c
|
|
*
|
|
* Author: Armin Kuster <akuster@mvista.com>
|
|
*
|
|
* 2000-2002 (c) MontaVista, Software, Inc. This file is licensed under
|
|
* the terms of the GNU General Public License version 2. This program
|
|
* is licensed "as is" without any warranty of any kind, whether express
|
|
* or implied.
|
|
*/
|
|
|
|
#include <linux/config.h>
|
|
#include <linux/init.h>
|
|
#include <asm/ocp.h>
|
|
#include <platforms/4xx/ibmnp405h.h>
|
|
|
|
static struct ocp_func_emac_data ibmnp405h_emac0_def = {
|
|
.rgmii_idx = -1, /* No RGMII */
|
|
.rgmii_mux = -1, /* No RGMII */
|
|
.zmii_idx = 0, /* ZMII device index */
|
|
.zmii_mux = 0, /* ZMII input of this EMAC */
|
|
.mal_idx = 0, /* MAL device index */
|
|
.mal_rx_chan = 0, /* MAL rx channel number */
|
|
.mal_tx_chan = 0, /* MAL tx channel number */
|
|
.wol_irq = 41, /* WOL interrupt number */
|
|
.mdio_idx = -1, /* No shared MDIO */
|
|
.tah_idx = -1, /* No TAH */
|
|
};
|
|
|
|
static struct ocp_func_emac_data ibmnp405h_emac1_def = {
|
|
.rgmii_idx = -1, /* No RGMII */
|
|
.rgmii_mux = -1, /* No RGMII */
|
|
.zmii_idx = 0, /* ZMII device index */
|
|
.zmii_mux = 1, /* ZMII input of this EMAC */
|
|
.mal_idx = 0, /* MAL device index */
|
|
.mal_rx_chan = 1, /* MAL rx channel number */
|
|
.mal_tx_chan = 1, /* MAL tx channel number */
|
|
.wol_irq = 41, /* WOL interrupt number */
|
|
.mdio_idx = -1, /* No shared MDIO */
|
|
.tah_idx = -1, /* No TAH */
|
|
};
|
|
static struct ocp_func_emac_data ibmnp405h_emac2_def = {
|
|
.rgmii_idx = -1, /* No RGMII */
|
|
.rgmii_mux = -1, /* No RGMII */
|
|
.zmii_idx = 0, /* ZMII device index */
|
|
.zmii_mux = 2, /* ZMII input of this EMAC */
|
|
.mal_idx = 0, /* MAL device index */
|
|
.mal_rx_chan = 2, /* MAL rx channel number */
|
|
.mal_tx_chan = 2, /* MAL tx channel number */
|
|
.wol_irq = 41, /* WOL interrupt number */
|
|
.mdio_idx = -1, /* No shared MDIO */
|
|
.tah_idx = -1, /* No TAH */
|
|
};
|
|
static struct ocp_func_emac_data ibmnp405h_emac3_def = {
|
|
.rgmii_idx = -1, /* No RGMII */
|
|
.rgmii_mux = -1, /* No RGMII */
|
|
.zmii_idx = 0, /* ZMII device index */
|
|
.zmii_mux = 3, /* ZMII input of this EMAC */
|
|
.mal_idx = 0, /* MAL device index */
|
|
.mal_rx_chan = 3, /* MAL rx channel number */
|
|
.mal_tx_chan = 3, /* MAL tx channel number */
|
|
.wol_irq = 41, /* WOL interrupt number */
|
|
.mdio_idx = -1, /* No shared MDIO */
|
|
.tah_idx = -1, /* No TAH */
|
|
};
|
|
OCP_SYSFS_EMAC_DATA()
|
|
|
|
static struct ocp_func_mal_data ibmnp405h_mal0_def = {
|
|
.num_tx_chans = 8, /* Number of TX channels */
|
|
.num_rx_chans = 4, /* Number of RX channels */
|
|
.txeob_irq = 17, /* TX End Of Buffer IRQ */
|
|
.rxeob_irq = 18, /* RX End Of Buffer IRQ */
|
|
.txde_irq = 46, /* TX Descriptor Error IRQ */
|
|
.rxde_irq = 47, /* RX Descriptor Error IRQ */
|
|
.serr_irq = 45, /* MAL System Error IRQ */
|
|
};
|
|
OCP_SYSFS_MAL_DATA()
|
|
|
|
static struct ocp_func_iic_data ibmnp405h_iic0_def = {
|
|
.fast_mode = 0, /* Use standad mode (100Khz) */
|
|
};
|
|
OCP_SYSFS_IIC_DATA()
|
|
|
|
struct ocp_def core_ocp[] = {
|
|
{ .vendor = OCP_VENDOR_IBM,
|
|
.function = OCP_FUNC_OPB,
|
|
.index = 0,
|
|
.paddr = 0xEF600000,
|
|
.irq = OCP_IRQ_NA,
|
|
.pm = OCP_CPM_NA,
|
|
},
|
|
{ .vendor = OCP_VENDOR_IBM,
|
|
.function = OCP_FUNC_16550,
|
|
.index = 0,
|
|
.paddr = UART0_IO_BASE,
|
|
.irq = UART0_INT,
|
|
.pm = IBM_CPM_UART0
|
|
},
|
|
{ .vendor = OCP_VENDOR_IBM,
|
|
.function = OCP_FUNC_16550,
|
|
.index = 1,
|
|
.paddr = UART1_IO_BASE,
|
|
.irq = UART1_INT,
|
|
.pm = IBM_CPM_UART1
|
|
},
|
|
{ .vendor = OCP_VENDOR_IBM,
|
|
.function = OCP_FUNC_IIC,
|
|
.paddr = 0xEF600500,
|
|
.irq = 2,
|
|
.pm = IBM_CPM_IIC0,
|
|
.additions = &ibmnp405h_iic0_def,
|
|
.show = &ocp_show_iic_data
|
|
},
|
|
{ .vendor = OCP_VENDOR_IBM,
|
|
.function = OCP_FUNC_GPIO,
|
|
.paddr = 0xEF600700,
|
|
.irq = OCP_IRQ_NA,
|
|
.pm = IBM_CPM_GPIO0
|
|
},
|
|
{ .vendor = OCP_VENDOR_IBM,
|
|
.function = OCP_FUNC_MAL,
|
|
.paddr = OCP_PADDR_NA,
|
|
.irq = OCP_IRQ_NA,
|
|
.pm = OCP_CPM_NA,
|
|
.additions = &ibmnp405h_mal0_def,
|
|
.show = &ocp_show_mal_data,
|
|
},
|
|
{ .vendor = OCP_VENDOR_IBM,
|
|
.function = OCP_FUNC_EMAC,
|
|
.index = 0,
|
|
.paddr = EMAC0_BASE,
|
|
.irq = 37,
|
|
.pm = IBM_CPM_EMAC0,
|
|
.additions = &ibmnp405h_emac0_def,
|
|
.show = &ocp_show_emac_data,
|
|
},
|
|
{ .vendor = OCP_VENDOR_IBM,
|
|
.function = OCP_FUNC_EMAC,
|
|
.index = 1,
|
|
.paddr = 0xEF600900,
|
|
.irq = 38,
|
|
.pm = IBM_CPM_EMAC1,
|
|
.additions = &ibmnp405h_emac1_def,
|
|
.show = &ocp_show_emac_data,
|
|
},
|
|
{ .vendor = OCP_VENDOR_IBM,
|
|
.function = OCP_FUNC_EMAC,
|
|
.index = 2,
|
|
.paddr = 0xEF600a00,
|
|
.irq = 39,
|
|
.pm = IBM_CPM_EMAC2,
|
|
.additions = &ibmnp405h_emac2_def,
|
|
.show = &ocp_show_emac_data,
|
|
},
|
|
{ .vendor = OCP_VENDOR_IBM,
|
|
.function = OCP_FUNC_EMAC,
|
|
.index = 3,
|
|
.paddr = 0xEF600b00,
|
|
.irq = 40,
|
|
.pm = IBM_CPM_EMAC3,
|
|
.additions = &ibmnp405h_emac3_def,
|
|
.show = &ocp_show_emac_data,
|
|
},
|
|
{ .vendor = OCP_VENDOR_IBM,
|
|
.function = OCP_FUNC_ZMII,
|
|
.paddr = 0xEF600C10,
|
|
.irq = OCP_IRQ_NA,
|
|
.pm = OCP_CPM_NA,
|
|
},
|
|
{ .vendor = OCP_VENDOR_INVALID
|
|
}
|
|
};
|