84549d239a
tests show frequent suspend/resume(frequent poweroff/on ad1836 internal components) maybe make ad1836 clock mode wrong sometimes after wakeup. This patch reset/restore ad1836 clock mode while executing PM, then ad1836 can always resume to right clock status. Signed-off-by: Barry Song <21cnbao@gmail.com> Acked-by: Liam Girdwood <lrg@slimlogic.co.uk> Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
66 lines
2.0 KiB
C
66 lines
2.0 KiB
C
/*
|
|
* File: sound/soc/codecs/ad1836.h
|
|
* Based on:
|
|
* Author: Barry Song <Barry.Song@analog.com>
|
|
*
|
|
* Created: Aug 04, 2009
|
|
* Description: definitions for AD1836 registers
|
|
*
|
|
* Modified:
|
|
*
|
|
* Bugs: Enter bugs at http://blackfin.uclinux.org/
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*/
|
|
|
|
#ifndef __AD1836_H__
|
|
#define __AD1836_H__
|
|
|
|
#define AD1836_DAC_CTRL1 0
|
|
#define AD1836_DAC_POWERDOWN 2
|
|
#define AD1836_DAC_SERFMT_MASK 0xE0
|
|
#define AD1836_DAC_SERFMT_PCK256 (0x4 << 5)
|
|
#define AD1836_DAC_SERFMT_PCK128 (0x5 << 5)
|
|
#define AD1836_DAC_WORD_LEN_MASK 0x18
|
|
|
|
#define AD1836_DAC_CTRL2 1
|
|
#define AD1836_DACL1_MUTE 0
|
|
#define AD1836_DACR1_MUTE 1
|
|
#define AD1836_DACL2_MUTE 2
|
|
#define AD1836_DACR2_MUTE 3
|
|
#define AD1836_DACL3_MUTE 4
|
|
#define AD1836_DACR3_MUTE 5
|
|
|
|
#define AD1836_DAC_L1_VOL 2
|
|
#define AD1836_DAC_R1_VOL 3
|
|
#define AD1836_DAC_L2_VOL 4
|
|
#define AD1836_DAC_R2_VOL 5
|
|
#define AD1836_DAC_L3_VOL 6
|
|
#define AD1836_DAC_R3_VOL 7
|
|
|
|
#define AD1836_ADC_CTRL1 12
|
|
#define AD1836_ADC_POWERDOWN 7
|
|
#define AD1836_ADC_HIGHPASS_FILTER 8
|
|
|
|
#define AD1836_ADC_CTRL2 13
|
|
#define AD1836_ADCL1_MUTE 0
|
|
#define AD1836_ADCR1_MUTE 1
|
|
#define AD1836_ADCL2_MUTE 2
|
|
#define AD1836_ADCR2_MUTE 3
|
|
#define AD1836_ADC_WORD_LEN_MASK 0x30
|
|
#define AD1836_ADC_SERFMT_MASK (7 << 6)
|
|
#define AD1836_ADC_SERFMT_PCK256 (0x4 << 6)
|
|
#define AD1836_ADC_SERFMT_PCK128 (0x5 << 6)
|
|
#define AD1836_ADC_AUX (0x6 << 6)
|
|
|
|
#define AD1836_ADC_CTRL3 14
|
|
|
|
#define AD1836_NUM_REGS 16
|
|
|
|
extern struct snd_soc_dai ad1836_dai;
|
|
extern struct snd_soc_codec_device soc_codec_dev_ad1836;
|
|
#endif
|