1a0ed732af
Add support for the timer on the Atmel AT91SAM9261 and AT91SAM9260 processors. Signed-off-by: Andrew Victor <andrew@sanpeople.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
30 lines
1.1 KiB
C
30 lines
1.1 KiB
C
/*
|
|
* include/asm-arm/arch-at91rm9200/at91_pit.h
|
|
*
|
|
* Periodic Interval Timer (PIT) - System peripherals regsters.
|
|
* Based on AT91SAM9261 datasheet revision D.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*/
|
|
|
|
#ifndef AT91_PIT_H
|
|
#define AT91_PIT_H
|
|
|
|
#define AT91_PIT_MR (AT91_PIT + 0x00) /* Mode Register */
|
|
#define AT91_PIT_PITIEN (1 << 25) /* Timer Interrupt Enable */
|
|
#define AT91_PIT_PITEN (1 << 24) /* Timer Enabled */
|
|
#define AT91_PIT_PIV (0xfffff) /* Periodic Interval Value */
|
|
|
|
#define AT91_PIT_SR (AT91_PIT + 0x04) /* Status Register */
|
|
#define AT91_PIT_PITS (1 << 0) /* Timer Status */
|
|
|
|
#define AT91_PIT_PIVR (AT91_PIT + 0x08) /* Periodic Interval Value Register */
|
|
#define AT91_PIT_PIIR (AT91_PIT + 0x0c) /* Periodic Interval Image Register */
|
|
#define AT91_PIT_PICNT (0xfff << 20) /* Interval Counter */
|
|
#define AT91_PIT_CPIV (0xfffff) /* Inverval Value */
|
|
|
|
#endif
|