0d72ba930c
Some versions of PWRficient 1682M have an interrupt controller in which the first register in each pair for interrupt sources doesn't always read with the right polarity/sense values. To work around this, keep a software copy of the register instead. Since it's not modified from the mpic itself, it's a feasible solution. Still, keep it under a config option to avoid wasting memory on other platforms. Signed-off-by: Olof Johansson <olof@lixom.net> Signed-off-by: Paul Mackerras <paulus@samba.org>
39 lines
842 B
Plaintext
39 lines
842 B
Plaintext
config PPC_PASEMI
|
|
depends on PPC_MULTIPLATFORM && PPC64
|
|
bool "PA Semi SoC-based platforms"
|
|
default n
|
|
select MPIC
|
|
select PPC_UDBG_16550
|
|
select PPC_NATIVE
|
|
select MPIC_BROKEN_REGREAD
|
|
help
|
|
This option enables support for PA Semi's PWRficient line
|
|
of SoC processors, including PA6T-1682M
|
|
|
|
menu "PA Semi PWRficient options"
|
|
depends on PPC_PASEMI
|
|
|
|
config PPC_PASEMI_IOMMU
|
|
bool "PA Semi IOMMU support"
|
|
depends on PPC_PASEMI
|
|
help
|
|
IOMMU support for PA6T-1682M
|
|
|
|
config PPC_PASEMI_MDIO
|
|
depends on PHYLIB
|
|
tristate "MDIO support via GPIO"
|
|
default y
|
|
help
|
|
Driver for MDIO via GPIO on PWRficient platforms
|
|
|
|
config ELECTRA_IDE
|
|
tristate "Electra IDE driver"
|
|
default y
|
|
depends on PPC_PASEMI && ATA
|
|
select PATA_PLATFORM
|
|
help
|
|
This includes driver support for the Electra on-board IDE
|
|
interface.
|
|
|
|
endmenu
|