d72609e17f
Correct sparc64's implementation of FUTEX_OP_ANDN to do a bitwise negate of the oparg parameter before applying the AND operation. All other archs that support FUTEX_OP_ANDN either negate oparg explicitly (frv, ia64, mips, sh, x86), or do so indirectly by using an and-not instruction (powerpc). Since sparc64 has and-not, I chose to use that solution. I've not found any use of FUTEX_OP_ANDN in glibc so the impact of this bug is probably minor. But other user-space components may try to use it so it should still get fixed. Signed-off-by: Mikael Pettersson <mikpe@it.uu.se> Signed-off-by: David S. Miller <davem@davemloft.net>
111 lines
2.7 KiB
C
111 lines
2.7 KiB
C
#ifndef _SPARC64_FUTEX_H
|
|
#define _SPARC64_FUTEX_H
|
|
|
|
#include <linux/futex.h>
|
|
#include <linux/uaccess.h>
|
|
#include <asm/errno.h>
|
|
#include <asm/system.h>
|
|
|
|
#define __futex_cas_op(insn, ret, oldval, uaddr, oparg) \
|
|
__asm__ __volatile__( \
|
|
"\n1: lduwa [%3] %%asi, %2\n" \
|
|
" " insn "\n" \
|
|
"2: casa [%3] %%asi, %2, %1\n" \
|
|
" cmp %2, %1\n" \
|
|
" bne,pn %%icc, 1b\n" \
|
|
" mov 0, %0\n" \
|
|
"3:\n" \
|
|
" .section .fixup,#alloc,#execinstr\n" \
|
|
" .align 4\n" \
|
|
"4: sethi %%hi(3b), %0\n" \
|
|
" jmpl %0 + %%lo(3b), %%g0\n" \
|
|
" mov %5, %0\n" \
|
|
" .previous\n" \
|
|
" .section __ex_table,\"a\"\n" \
|
|
" .align 4\n" \
|
|
" .word 1b, 4b\n" \
|
|
" .word 2b, 4b\n" \
|
|
" .previous\n" \
|
|
: "=&r" (ret), "=&r" (oldval), "=&r" (tem) \
|
|
: "r" (uaddr), "r" (oparg), "i" (-EFAULT) \
|
|
: "memory")
|
|
|
|
static inline int futex_atomic_op_inuser(int encoded_op, int __user *uaddr)
|
|
{
|
|
int op = (encoded_op >> 28) & 7;
|
|
int cmp = (encoded_op >> 24) & 15;
|
|
int oparg = (encoded_op << 8) >> 20;
|
|
int cmparg = (encoded_op << 20) >> 20;
|
|
int oldval = 0, ret, tem;
|
|
|
|
if (unlikely(!access_ok(VERIFY_WRITE, uaddr, sizeof(int))))
|
|
return -EFAULT;
|
|
if (unlikely((((unsigned long) uaddr) & 0x3UL)))
|
|
return -EINVAL;
|
|
|
|
if (encoded_op & (FUTEX_OP_OPARG_SHIFT << 28))
|
|
oparg = 1 << oparg;
|
|
|
|
pagefault_disable();
|
|
|
|
switch (op) {
|
|
case FUTEX_OP_SET:
|
|
__futex_cas_op("mov\t%4, %1", ret, oldval, uaddr, oparg);
|
|
break;
|
|
case FUTEX_OP_ADD:
|
|
__futex_cas_op("add\t%2, %4, %1", ret, oldval, uaddr, oparg);
|
|
break;
|
|
case FUTEX_OP_OR:
|
|
__futex_cas_op("or\t%2, %4, %1", ret, oldval, uaddr, oparg);
|
|
break;
|
|
case FUTEX_OP_ANDN:
|
|
__futex_cas_op("andn\t%2, %4, %1", ret, oldval, uaddr, oparg);
|
|
break;
|
|
case FUTEX_OP_XOR:
|
|
__futex_cas_op("xor\t%2, %4, %1", ret, oldval, uaddr, oparg);
|
|
break;
|
|
default:
|
|
ret = -ENOSYS;
|
|
}
|
|
|
|
pagefault_enable();
|
|
|
|
if (!ret) {
|
|
switch (cmp) {
|
|
case FUTEX_OP_CMP_EQ: ret = (oldval == cmparg); break;
|
|
case FUTEX_OP_CMP_NE: ret = (oldval != cmparg); break;
|
|
case FUTEX_OP_CMP_LT: ret = (oldval < cmparg); break;
|
|
case FUTEX_OP_CMP_GE: ret = (oldval >= cmparg); break;
|
|
case FUTEX_OP_CMP_LE: ret = (oldval <= cmparg); break;
|
|
case FUTEX_OP_CMP_GT: ret = (oldval > cmparg); break;
|
|
default: ret = -ENOSYS;
|
|
}
|
|
}
|
|
return ret;
|
|
}
|
|
|
|
static inline int
|
|
futex_atomic_cmpxchg_inatomic(int __user *uaddr, int oldval, int newval)
|
|
{
|
|
__asm__ __volatile__(
|
|
"\n1: casa [%3] %%asi, %2, %0\n"
|
|
"2:\n"
|
|
" .section .fixup,#alloc,#execinstr\n"
|
|
" .align 4\n"
|
|
"3: sethi %%hi(2b), %0\n"
|
|
" jmpl %0 + %%lo(2b), %%g0\n"
|
|
" mov %4, %0\n"
|
|
" .previous\n"
|
|
" .section __ex_table,\"a\"\n"
|
|
" .align 4\n"
|
|
" .word 1b, 3b\n"
|
|
" .previous\n"
|
|
: "=r" (newval)
|
|
: "0" (newval), "r" (oldval), "r" (uaddr), "i" (-EFAULT)
|
|
: "memory");
|
|
|
|
return newval;
|
|
}
|
|
|
|
#endif /* !(_SPARC64_FUTEX_H) */
|