252161eccd
This patch has merged GT64111 PCI routines and GT64120 PCI_0 routines. GT64111 PCI is almost the same as GT64120's PCI_0. This patch don't change GT64120 PCI routines. Signed-off-by: Yoichi Yuasa <yoichi_yuasa@tripeaks.co.jp> Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
54 lines
1.3 KiB
C
54 lines
1.3 KiB
C
/*
|
|
* pci.c: GT64120 PCI support.
|
|
*
|
|
* Copyright (C) 2006, Wind River System Inc. Rongkai.Zhan <rongkai.zhan@windriver.com>
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*/
|
|
#include <linux/init.h>
|
|
#include <linux/types.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/kernel.h>
|
|
#include <asm/gt64120.h>
|
|
|
|
extern struct pci_ops gt64xxx_pci0_ops;
|
|
|
|
static struct resource pci0_io_resource = {
|
|
.name = "pci_0 io",
|
|
.start = GT_PCI_IO_BASE,
|
|
.end = GT_PCI_IO_BASE + GT_PCI_IO_SIZE - 1,
|
|
.flags = IORESOURCE_IO,
|
|
};
|
|
|
|
static struct resource pci0_mem_resource = {
|
|
.name = "pci_0 memory",
|
|
.start = GT_PCI_MEM_BASE,
|
|
.end = GT_PCI_MEM_BASE + GT_PCI_MEM_SIZE - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
};
|
|
|
|
static struct pci_controller hose_0 = {
|
|
.pci_ops = >64xxx_pci0_ops,
|
|
.io_resource = &pci0_io_resource,
|
|
.mem_resource = &pci0_mem_resource,
|
|
};
|
|
|
|
static int __init gt64120_pci_init(void)
|
|
{
|
|
u32 tmp;
|
|
|
|
tmp = GT_READ(GT_PCI0_CMD_OFS); /* Huh??? -- Ralf */
|
|
tmp = GT_READ(GT_PCI0_BARE_OFS);
|
|
|
|
/* reset the whole PCI I/O space range */
|
|
ioport_resource.start = GT_PCI_IO_BASE;
|
|
ioport_resource.end = GT_PCI_IO_BASE + GT_PCI_IO_SIZE - 1;
|
|
|
|
register_pci_controller(&hose_0);
|
|
return 0;
|
|
}
|
|
|
|
arch_initcall(gt64120_pci_init);
|