34ae6c96a6
Since commit 0536bdf33f (ARM: move iotable mappings within
the vmalloc region), the RealView PB11MP cannot boot anymore.
This is caused by the way the mappings are described on this
platform (define replaced by hex values for clarity):
{ /* GIC CPU interface mapping */
.virtual = IO_ADDRESS(0x1F000100),
.pfn = __phys_to_pfn(0x1F000100),
.length = SZ_4K,
.type = MT_DEVICE,
}, { /* GIC distributor mapping */
.virtual = IO_ADDRESS(0x1F001000),
.pfn = __phys_to_pfn(0x1F001000),
.length = SZ_4K,
.type = MT_DEVICE,
}
The first mapping ends up reserving two pages, and clashes with
the second one, which triggers a BUG_ON in vm_area_add_early().
In order to solve this problem, treat the MPCore private memory
region (containing the SCU, the GIC and the TWD) as a single region,
as described in the TRM:
http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0360f/CACGDJJC.html
The EB11MP is converted the same way, even if it manages to avoid
the problem.
Tested on both PB11MP and EB11MP.
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
99 lines
4.4 KiB
C
99 lines
4.4 KiB
C
/*
|
|
* arch/arm/mach-realview/include/mach/board-pb11mp.h
|
|
*
|
|
* Copyright (C) 2008 ARM Limited
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
|
|
* MA 02110-1301, USA.
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_BOARD_PB11MP_H
|
|
#define __ASM_ARCH_BOARD_PB11MP_H
|
|
|
|
#include <mach/platform.h>
|
|
|
|
/*
|
|
* Peripheral addresses
|
|
*/
|
|
#define REALVIEW_PB11MP_UART0_BASE 0x10009000 /* UART 0 */
|
|
#define REALVIEW_PB11MP_UART1_BASE 0x1000A000 /* UART 1 */
|
|
#define REALVIEW_PB11MP_UART2_BASE 0x1000B000 /* UART 2 */
|
|
#define REALVIEW_PB11MP_UART3_BASE 0x1000C000 /* UART 3 */
|
|
#define REALVIEW_PB11MP_SSP_BASE 0x1000D000 /* Synchronous Serial Port */
|
|
#define REALVIEW_PB11MP_WATCHDOG0_BASE 0x1000F000 /* Watchdog 0 */
|
|
#define REALVIEW_PB11MP_WATCHDOG_BASE 0x10010000 /* watchdog interface */
|
|
#define REALVIEW_PB11MP_TIMER0_1_BASE 0x10011000 /* Timer 0 and 1 */
|
|
#define REALVIEW_PB11MP_TIMER2_3_BASE 0x10012000 /* Timer 2 and 3 */
|
|
#define REALVIEW_PB11MP_GPIO0_BASE 0x10013000 /* GPIO port 0 */
|
|
#define REALVIEW_PB11MP_RTC_BASE 0x10017000 /* Real Time Clock */
|
|
#define REALVIEW_PB11MP_TIMER4_5_BASE 0x10018000 /* Timer 4/5 */
|
|
#define REALVIEW_PB11MP_TIMER6_7_BASE 0x10019000 /* Timer 6/7 */
|
|
#define REALVIEW_PB11MP_SCTL_BASE 0x1001A000 /* System Controller */
|
|
#define REALVIEW_PB11MP_CLCD_BASE 0x10020000 /* CLCD */
|
|
#define REALVIEW_PB11MP_ONB_SRAM_BASE 0x10060000 /* On-board SRAM */
|
|
#define REALVIEW_PB11MP_DMC_BASE 0x100E0000 /* DMC configuration */
|
|
#define REALVIEW_PB11MP_SMC_BASE 0x100E1000 /* SMC configuration */
|
|
#define REALVIEW_PB11MP_CAN_BASE 0x100E2000 /* CAN bus */
|
|
#define REALVIEW_PB11MP_CF_BASE 0x18000000 /* Compact flash */
|
|
#define REALVIEW_PB11MP_CF_MEM_BASE 0x18003000 /* SMC for Compact flash */
|
|
#define REALVIEW_PB11MP_GIC_CPU_BASE 0x1E000000 /* Generic interrupt controller CPU interface */
|
|
#define REALVIEW_PB11MP_FLASH0_BASE 0x40000000
|
|
#define REALVIEW_PB11MP_FLASH0_SIZE SZ_64M
|
|
#define REALVIEW_PB11MP_FLASH1_BASE 0x44000000
|
|
#define REALVIEW_PB11MP_FLASH1_SIZE SZ_64M
|
|
#define REALVIEW_PB11MP_ETH_BASE 0x4E000000 /* Ethernet */
|
|
#define REALVIEW_PB11MP_USB_BASE 0x4F000000 /* USB */
|
|
#define REALVIEW_PB11MP_GIC_DIST_BASE 0x1E001000 /* Generic interrupt controller distributor */
|
|
#define REALVIEW_PB11MP_LT_BASE 0xC0000000 /* Logic Tile expansion */
|
|
#define REALVIEW_PB11MP_SDRAM6_BASE 0x70000000 /* SDRAM bank 6 256MB */
|
|
#define REALVIEW_PB11MP_SDRAM7_BASE 0x80000000 /* SDRAM bank 7 256MB */
|
|
|
|
#define REALVIEW_PB11MP_SYS_PLD_CTRL1 0x74
|
|
|
|
/*
|
|
* PB11MPCore PCI regions
|
|
*/
|
|
#define REALVIEW_PB11MP_PCI_BASE 0x90040000 /* PCI-X Unit base */
|
|
#define REALVIEW_PB11MP_PCI_IO_BASE 0x90050000 /* IO Region on AHB */
|
|
#define REALVIEW_PB11MP_PCI_MEM_BASE 0xA0000000 /* MEM Region on AHB */
|
|
|
|
#define REALVIEW_PB11MP_PCI_BASE_SIZE 0x10000 /* 16 Kb */
|
|
#define REALVIEW_PB11MP_PCI_IO_SIZE 0x1000 /* 4 Kb */
|
|
#define REALVIEW_PB11MP_PCI_MEM_SIZE 0x20000000 /* 512 MB */
|
|
|
|
/*
|
|
* Testchip peripheral and fpga gic regions
|
|
*/
|
|
#define REALVIEW_TC11MP_PRIV_MEM_BASE 0x1F000000
|
|
#define REALVIEW_TC11MP_PRIV_MEM_SIZE SZ_8K
|
|
#define REALVIEW_TC11MP_SCU_BASE 0x1F000000 /* IRQ, Test chip */
|
|
#define REALVIEW_TC11MP_GIC_CPU_BASE 0x1F000100 /* Test chip interrupt controller CPU interface */
|
|
#define REALVIEW_TC11MP_TWD_BASE 0x1F000600
|
|
#define REALVIEW_TC11MP_GIC_DIST_BASE 0x1F001000 /* Test chip interrupt controller distributor */
|
|
#define REALVIEW_TC11MP_L220_BASE 0x1F002000 /* L220 registers */
|
|
|
|
/*
|
|
* Values for REALVIEW_SYS_RESET_CTRL
|
|
*/
|
|
#define REALVIEW_PB11MP_SYS_CTRL_RESET_CONFIGCLR 0x01
|
|
#define REALVIEW_PB11MP_SYS_CTRL_RESET_CONFIGINIT 0x02
|
|
#define REALVIEW_PB11MP_SYS_CTRL_RESET_DLLRESET 0x03
|
|
#define REALVIEW_PB11MP_SYS_CTRL_RESET_PLLRESET 0x04
|
|
#define REALVIEW_PB11MP_SYS_CTRL_RESET_POR 0x05
|
|
#define REALVIEW_PB11MP_SYS_CTRL_RESET_DoC 0x06
|
|
|
|
#define REALVIEW_PB11MP_SYS_CTRL_LED (1 << 0)
|
|
|
|
#endif /* __ASM_ARCH_BOARD_PB11MP_H */
|