6b91edde09
[PATCH v6] MXC: mx21ads base support Base machine support for the Freescale i.MX21ADS (M9328MX21ADSE) Application Development System. Signed-off-by: Ivo Clarysse <ivo.clarysse@gmail.com> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
59 lines
2.0 KiB
C
59 lines
2.0 KiB
C
/*
|
|
* Copyright 2005-2007 Freescale Semiconductor, Inc. All Rights Reserved.
|
|
*/
|
|
|
|
/*
|
|
* The code contained herein is licensed under the GNU General Public
|
|
* License. You may obtain a copy of the GNU General Public License
|
|
* Version 2 or later at the following locations:
|
|
*
|
|
* http://www.opensource.org/licenses/gpl-license.html
|
|
* http://www.gnu.org/copyleft/gpl.html
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_MXC_BOARD_MX21ADS_H__
|
|
#define __ASM_ARCH_MXC_BOARD_MX21ADS_H__
|
|
|
|
/*
|
|
* MXC UART EVB board level configurations
|
|
*/
|
|
#define MXC_LL_UART_PADDR UART1_BASE_ADDR
|
|
#define MXC_LL_UART_VADDR AIPI_IO_ADDRESS(UART1_BASE_ADDR)
|
|
|
|
/*
|
|
* Memory-mapped I/O on MX21ADS base board
|
|
*/
|
|
#define MX21ADS_MMIO_BASE_ADDR 0xF5000000
|
|
#define MX21ADS_MMIO_SIZE SZ_16M
|
|
|
|
#define MX21ADS_REG_ADDR(offset) (void __force __iomem *) \
|
|
(MX21ADS_MMIO_BASE_ADDR + (offset))
|
|
|
|
#define MX21ADS_CS8900A_IRQ IRQ_GPIOE(11)
|
|
#define MX21ADS_CS8900A_IOBASE_REG MX21ADS_REG_ADDR(0x000000)
|
|
#define MX21ADS_ST16C255_IOBASE_REG MX21ADS_REG_ADDR(0x200000)
|
|
#define MX21ADS_VERSION_REG MX21ADS_REG_ADDR(0x400000)
|
|
#define MX21ADS_IO_REG MX21ADS_REG_ADDR(0x800000)
|
|
|
|
/* MX21ADS_IO_REG bit definitions */
|
|
#define MX21ADS_IO_SD_WP 0x0001 /* read */
|
|
#define MX21ADS_IO_TP6 0x0001 /* write */
|
|
#define MX21ADS_IO_SW_SEL 0x0002 /* read */
|
|
#define MX21ADS_IO_TP7 0x0002 /* write */
|
|
#define MX21ADS_IO_RESET_E_UART 0x0004
|
|
#define MX21ADS_IO_RESET_BASE 0x0008
|
|
#define MX21ADS_IO_CSI_CTL2 0x0010
|
|
#define MX21ADS_IO_CSI_CTL1 0x0020
|
|
#define MX21ADS_IO_CSI_CTL0 0x0040
|
|
#define MX21ADS_IO_UART1_EN 0x0080
|
|
#define MX21ADS_IO_UART4_EN 0x0100
|
|
#define MX21ADS_IO_LCDON 0x0200
|
|
#define MX21ADS_IO_IRDA_EN 0x0400
|
|
#define MX21ADS_IO_IRDA_FIR_SEL 0x0800
|
|
#define MX21ADS_IO_IRDA_MD0_B 0x1000
|
|
#define MX21ADS_IO_IRDA_MD1 0x2000
|
|
#define MX21ADS_IO_LED4_ON 0x4000
|
|
#define MX21ADS_IO_LED3_ON 0x8000
|
|
|
|
#endif /* __ASM_ARCH_MXC_BOARD_MX21ADS_H__ */
|